

1.0-MICRON GATE ARRAY SERIES

FEATURES

- Advanced 1.0 micron (drawn) silicon gate technology
- Seven array sizes from 30,300 to 246,500 available gates
- Continuous Gate™ architecture for maximum layout efficiency
- Designed for high-performance logic applications
 - 350 ps typical internal cell delay
 - 250 MHz flip-flop toggle frequency
 - 3.5 ns I/O pair delay
- High reliability: over 2000 Volts ESD pad protection
- Low power consumption: typically 6.5 μW/gate/MHz
- High design productivity with VLSI's advanced compilers and logic synthesis tools
- Technology independence with VLSI Portable Library™
- Wide range of package styles and lead counts to fit demanding system environments

DESCRIPTION

The VGT300 Series of high-performance gate arrays is fabricated on an advanced, dual metal, planarized, fully implanted CMOS process, designed with true 1.0 micron silicon gate design rules. This family utilizes VLSI Technology's proprietary Continuous Gate technology, a special bent-gate architecture that is used to achieve high transistor densities, with a unique global routing scheme to offer high speed and a high integration design approach.


Maximum layout efficiency is achieved in the VGT300 Series, utilizing approximately 30% of the total gates for random logic applications, and up to 75% for memory blocks. With typical effective channel lengths of 0.85 micron and reduced junction area capacitance, the VGT300 gate arrays permit system clock speeds of up to 80 MHz. An internal 2-input NAND gate with a fanout of 2 shows a typical propagation delay of less than 350 picoseconds.

ADVANCED DESIGN TOOLS

The VGT300 Series is fully compatible with the VLSI Portable Library™ and is supported by VLSI's leading-edge ASIC design tools. New capabilities for high-integration, high-performance designs include:

- High-productivity design tools including Logic Synthesizer, datapath, and RAM compilers
- Multi-ASIC simulation and timing analysis
- Interactive floorplanning for better control of chip layout and performance
- Automatic test vector and test program generation including design for testability using SCAN cells and Built In Self-Test (BIST) techniques.
- Distributed RC tree interconnect delay extraction and back-annotation for more accurate timing simulation.

VGT300 DIE PHOTO



VLSI Technology, Inc. • 1109 McKay Drive • San Jose, CA 95131 • 408-434-3100



VGT300 SERIES GATE ARRAYS

Device Number	Equivalent Gates, Note 1	Estimated Usable Gates, Note 2	Maximum Signal
VGT300030	30,300	9,090	140
VGT300046	46,200	13,860	172
VGT300077	77,400	23,220	220
VGT300110	110,300	33,090	260
VGT300163	163,800	49,140	316
VGT300198	198,800	59,640	348
VGT300246	246,500	73,950	388

ARRAY ORGANIZATION

The general layout of the VGT300 Series consists of electrical components that are organized as structures of continuous arrays of transistor pairs. One or more transistor pairs comprise a macro cell, the basic building blocks of logic design. The same transistor array and I/O cell structures are used in all VGT300 gate arrays, allowing the same macros to be used throughout the VGT300 Series.

The power busing structure of the VGT300 Series is capable of isolating the I/O cells from the internal array. Both the VDD and the VSS buses surround the array in second-level metal and are fed into the internal array through a power rail structure. This power bus structure also allows any pad to be programmed as VDD or VSS.

INTERNAL ARRAY DESCRIPTION

The VGT300 Continuous Gate technology consists of rows of uncommitted P and N transistors, laid out at continuous regular intervals. This internal architecture and global routing scheme provide unique advantages for the VGT300 gate arrays by giving high gate density and gate utilization, as well as faster place and route.

BENT-GATE ARCHITECTURE

A bent-gate architecture allows the poly gate of a device to align with the source and drain area of the transistor, allowing the transistors to be placed two times closer than the traditional channel-free architecture. This compaction minimizes the source and drain areas and greatly reduces stray diffusion capacitance. In addition, source and drain diffusions are metal-strapped, eliminating most diffusion resistance effects, and providing fast gate delays.

GATE ISOLATION

High gate density is achieved through the use of gate isolation, specially contoured poly nodes, and metal-one strapping of source drain diffusion areas. The oxide isolation technique used in traditional approaches isolates active regions from one another by a thick field oxide. In comparison, the gate isolation technique employed in Continuous Gate technology turns off transistors to isolate active regions from one another. Higher silicon efficiency is achieved because the isolation transistors are placed only where need

Specially contoured poly nodes are used throughout the array to minimize the vertical metal routing required to connect each of the nodes. This, in turn, allows for more horizontal tracks to be available, thus increasing routing efficiency and silicon utilization.

I/O BUFFERS

A dual power bus structure in the I/O buffer may be used to isolate the output buffer power supply from that of the array core to achieve high noise immunity. Special I/O features are as follows:

- All I/Os are protected against latchup and static discharge.
- Pullup and pulldown resistors are available for use in combination with each I/O.
- Any I/O location may also be programmed as power or ground.
- The output portion of the I/O buffer contains pre-drive logic as well as programmable output drive.
- The output buffers are designed to source or sink 2, 4, 8, 12, or 16 mA.
- Slew rate control is available for 8, 12 and 16 mA output buffers. This reduces output spike current and system noise by controlling the output rising and falling edge-rate.
- Each input location may be programmed as TTL, CMOS, or Schmitt-Trigger.

Notes:

- 1. An equivalent gate is defined as one 2-input NAND.
- 2. Assuming 30% utilization. Actual number of usable gates is design dependent.





ASIC DESIGN TOOLS AND METHODOLOGY

ASIC design tools from VLSI Technology provide all the capabilities necessary for gate array design from concept to silicon. High-level partitioning for single or multiple ASICs allow speed, density, power, and packaging options to be quickly analyzed to determine tradeoffs before detailed design is started. Both top-down and bottom-up design methodologies are supported.

Complex logic and memory functions are efficiently implemented utilizing state of the art compilers. The VLSI Logic Synthesizer creates optimized netlists from random logic or state machine inputs. The Datapath Compiler assists the design of complex bit oriented computational logic such as CPU execution units. The VGTRAM compiler allows implementation of memory on the VGT300 gate array architecture. Support for common design for testability techniques is provided by SCAN cells, a Linear Feedback Shift Registers (LFSR) compiler, Built In Self-Test (BIST) structures for RAMs, and multiplexer isolation for large blocks. The VLSI Clock distribution scheme controls clock skew to no more than 2 ns between any two points on a chip.

An interactive floorplanner allows a designer to place gate array blocks hierarchically. After completion of placement and routing, interconnect delays are accurately modeled using a distributed RC tree model. The delay for each net in the design is calculated based on the actual net topology. With these features, better control of performance, timing, density and routability is achieved.

DESIGN FLOW

Typical design flow is shown in Figure 1. A designer starts with specifications entered in either VLSI design tools or supported third party CAE workstations. The design is captured graphically using elements from the Portable Library, Logic Synthesizer, Data Path Compiler, and VGTRAM Compiler. A netlist screener program then performs an extensive check of logic design rules. Timing verification checks for potential set-up and hold violations or race conditions. Interactive floorplanning may also be performed at this time to obtain more accurate interconnect delay estimates.

Functional simulation is performed using user supplied test vectors and/or automatically generated test vectors. Multiple ASIC systems can be simulated to evaluate overall system performance. Fault coverage of the test vector set is determined by fault simulation. Vectors are added if necessary, and the final test program generated. At this stage, a design review is held with the customer and VLSI Technology for initial design approval.

The design is now ready for placement and routing. The designer has the option of selecting macro placement, specifying critical paths, and determining placement of system clock buffers. The remaining design layout is then completed by VLSI Technology.

After layout completion, interconnect delay values are extracted from the physical layout and fed back to the simulator for final verification of circuit performance. Upon satisfactory post place and route simulation,

physical design verification, and completion of test development, the design is approved by the customer and VLSI Technology. The design database is then released for prototype fabrication, assembly and test.


VLSI Technology Centers offer assistance in performing any step of the design flow. Technology Center services include system partitioning, functional and timing simulation, fault simulation, test vector generation, and special testing services.

WORKSTATIONS

VLSI Technology gate array designs may be developed on popular workstations supported by VLSI Technology. Designers using such workstations are provided with a macro library containing the symbols, simulation models and software for design verification, timing calculations and netlist generation. The design is transferred to a VLSI Technology Center where placement and routing are performed. The final interconnect capacitances are passed back to the workstation for verification of circuit performance.



FIGURE 1. DESIGN FLOW





ABSOLUTE MAXIMUM RATINGS

Ambient Operating Temperature (TA)

under Bias, Note 1:

Military -55°C to +125°C Commercial 0°C to +70°C

300°C

Industrial -40°C to +85°C

Storage Temperature:

DC Input Current ± 20 mA

Lead Temperature

Stresses above those listed may cause permanent damage to the device. These are stress ratings only, and functional operation of this device under these or any conditions

above those indicated in this data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS Specified as VDD and ambient temperature over the designated range, Note 2

Symbol	Parameter	Min	Max	Unit	Conditions
VIH	Input HIGH Voltage CMOS Input TTL Input	0.7 × VDD 2.0	VDD VDD	V	Guaranteed Input HIGH Voltage
VIL	Input LOW Voltage CMOS Input TTL Input	-0.5 -0.5	0.3 × VDD 0.8	v	Guaranteed Input LOW Voltage
VT +	Schmitt-Trigger Positive-going Threshold	2.6		V	
VT –	Schmitt-Trigger Negative-going Threshold		1.8	V	
VOH	Output HIGH Voltage PT6001 PT6002 PT6003 PT6004 PT6005	VDD -0.05 2.4 2.4 2.4 2.4 2.4		V	IOH = -1 µA IOH = -2 mA IOH = -4 mA IOH = -8 mA IOH = -12 mA IOH = -16 mA
VOL	Output LOW Voltage PT6001 PT6002 PT6003 PT6004 PT6005		0.05 0.4 0.4 0.4 0.4 0.4	v	IOL = 1 μA IOL = 2 mA IOL = 4 mA IOL = 8 mA IOL = 12 mA IOL = (6 m)
liN	Input Leakage Current	-10	10	μΑ	VIN = VDD or GND
IOZ	3-State Output Leakage Current	-10	10	μΑ	VOUT = VDD or GND

CAPACITANCE Specified at VDD and ambient temperature over the designated range, Note 2

Symbol	Parameter, Note 3	Min	Max	Unit	Conditions
CIN	Input Capacitance		5	рF	Excluding Package
COUT	Output Capacitance		5	рF	Excluding Package
CI/O	Transceiver Capacitance		5	pF	Excluding Package

Notes:

- 1. Junction temperature (TJ) not to exceed ambient temperature by more than 20°C.
- 2. Military range is -55°C to +125°C, ±10% power supply; industrial temperature range is -40°C to +85°C, ±5% power supply; commercial temperature range is 0°C to +70°C, ±5% power supply.
- 3. For cell pads only.



			Propagation Delay (ns), Note 1 Fanout			
Macro	Description	Symbol	1	2	4	8
Logic Gates	.					
IN01D1	1X Inverting Buffer	tPLH tPHL	0.19 0.14	0.28 0.21	0.46 0.33	0.82 0.57
IN01D2	2X Inverting Buffer	tPLH tPHL	0.10 0.10	0.14 0.13	0.23 0.19	0.41 0.32
IN01D5	5X Inverting Buffer	tPLH tPHL	0.09 0.06	0.11 0.07	0.15 0.10	0.24 0.15
ND02D1	2-Input NAND	tPLH tPHL	0.18	0.26 0.41	0.42 0.63	0.73 1.07
ND04D1	4-Input NAND	tPLH tPHL	0.30 0.61	0.38 0.79	0.54 1.15	0.86 1.86
NR02D1	2-Input NOR	tPLH tPHL	0.41 0.29	0.59 0.35	0.96 0.49	1.69 0.76
NR04D1	4-Input NOR	tPLH tPHL	0.80 0.60	0.88 0.66	1.04 0.77	1.35 0.99
AN02D1	2-Input AND	tPLH tPHL	0.42 0.44	0.51 0.49	0.69 0.59	1.04 0.79
XO02D1	2-Input Exclusive OR	tPLH tPHL	0.41 0.42	0.48 0.49	0.62 0.62	0.90 0.87
XN02D1	2-Input Exclusive NOR	tPLH tPHL	0.36 0.32	0.42 0.40	0.55 0.54	0.80 0.83
MX21D1	2-to-1 Multiplexer (Input to Output)	tPLH tPHL	0.49 0.62	0.58 0.67	0.78 0.77	1.16 0.98
Flip-Flops &	Latches			L	,	
DFNTNB	Buffered D Flip-Flop (Clock → Q)	tPLH tPHL	1.21 1.39	1.29 1.44	1.44 1.53	1.76 1.70
LANFNB	Buffered Latch (D → Q)	tPLH tPHL	0.56 0.94	0.64 0.99	0.80 1.11	1.12 1.32
Input Buffer	s					
LSTC00/ PC6D00	TTL Input Buffer	tPLH tPHL	0.30 0.55	0.32 0.56	0.36 0.58	0.44 0.62
LSCC00/ PC6D00	CMOS Input Buffer	tPLH tPHL	0.23 0.33	0.24 0.34	0.27 0.37	0.32 0.42
Output Buff	ers					
				Capacitive	Load (pF)	
			15 pF	50 pF	85 pF	100 pF
PT6O52	TTL Output Buffer w/4 mA Drive	tPLH tPHL	1.32 2.50	2.54 4.88	3.77 7.27	4.29 8.29
PT6O55	TTL Output Buffer w/16 mA Drive	tPLH tPHL	1.16 2.01	1.61 2.82	2.05 3.64	2.24 3.99
PC6O52	CMOS Output Buffer w/4 mA Drive	tPLH tPHL	2.47 2.31	5.86 4.65	9.25 7.01	10.70 8.01
PC6O55	CMOS Output Buffer w/16 mA Drive	tPLH tPHL	1.69 1.83	3.05 2.64	4.39 3.46	4.98 3.81

Note:

^{1.} Delays through interconnect are not included.

AC PERFORMANCE

AC performance for a given operating condition is a function of fanout, interconnect length, supply voltage, junction temperature, and process variability. The AC Characteristics table illustrates nominal propagation delays (tPDnom) for a set of commonly used macros. Delays for a different set of conditions can be estimated by applying the appropriate set of voltage, temperature, and process derating factors from Figures 2–4.

For example, worst-case commercial propagation delays are calculated with VDD = 4.75 V, Tj = 70 °C, and a slow process model. From Figures 1–3, KV = 1.05, KT = 1.15, and KPslow = 1.56. Thus

tPDmax = KVxKTxKPslowxtPDnom

- $= 1.05 \times 1.15 \times 1.56 \times tPDnom$
- $= 1.9 \times tPDnom$

PACKAGING INFORMATION

VLSI Technology offers a wide range of package styles and pin counts for the VGT300 Series, as illustrated in Figure 4. Each member of the VGT300 Series is available in a subset of the listed packages, please consult your VLSI Technology representative for specific array/package combinations.

VGT300 SERIES PACKAGES

ptc

1200

fp

VG1300 SERIES PACKA	U SEHIES PACKAGES			
Package	Pin Count			
Plastic Leaded Chip Carrier (PLCC)	68, 84			
Ceramic Leaded Chip Carrier (LDCCC)	68, 84			
EIAJ Plastic Quad Flatpack (PQFP)	100, 128, 160			
Plastic Pin Grid Array (PPGA)	120, 144, 180			
Ceramic Pin Grid Array (CPGA)	120, 144, 180			
High-Performance Ceramic Pin Grid Array (HPCPGA)	223, 299			

fp, ldcc, pcc, pgq 1st# 25.9

FIGURE 2. PERFORMANCE VS VOLTAGE




FIGURE 3. PERFORMANCE VS TEMPERATURE




FIGURE 4. PERFORMANCE VS PROCESS

Process Model	Factor KP		
Slow	1.56		
Typical	1.00		
Fast	0.60		



VLSI CORPORATE OFFICES

CORPORATE HEADQUARTERS • ASIC AND MEMORY PRODUCTS • VLSI Technology, Inc. • 1109 McKay Drive • San Jose, CA 95131 • 408-434-3100 APPLICATION SPECIFIC LOGIC AND GOVERNMENT PRODUCTS • VLSI Technology, Inc. • 8375 South River Parkway • Tempe, AZ 85284 • 602-752-8574

VLSI SALES OFFICES AND TECH CENTERS

CALIFORNIA

2235 Qume Dr. San Jose, CA 95131 408-922-5200 FAX 408-943-9792 TELEX 278807

MAIL 1109 McKay Dr. San Jose, CA 95131

30 Corporate Park, Stes. 100-102 Irvine, CA 92714 714-250-4900 FAX 714-250-9041

FLORIDA

2200 Park Central N., Ste. 600 Pompano Beach, FL 33064 305-971-0404 FAX 305-971-2086

ILLINOIS 1350 Remington Rd., Stes. A-D Schaumburg, IL 60195 312-310-9595 FAX 312-310-9632

MASSACHUSETTS 261 Baliardvale St. Wilmington, MA 01887 508-658-9501 FAX 508-658-0423

NEW JERSEY

101 Morgan Lane, Ste. 380 Plainsboro, NJ 08536 609-799-5700 FAX 609-799-5720

TEXAS

850 E. Arapaho Rd., Ste. 270 Richardson, TX 75081 214-231-6716 FAX 214-669-1413

FRANCE

2, Allee des Garays F-91124 Palaiseau Cedex France 1-6447.04.79 TELEX visifr 600 759 F FAX 1-6447.04.80

GERMANY Rosenkavalierplatz 10 D-8000 Munich 81

West Germany 89-9269050 TELEX 521 4279 v/sid FAX 89-92690545 HONG KONG

Shui On Centre 28/12 8 Harbor Road Hong Kong 852-5-865-3755 FAX 852-5-865-3159

JAPAN

Shuwa-Kioicho TBR Bldg.. Room 101 5-7 Kojimachi, Chiyoda-Ku Tokyo, Japan 102 81-3-239-5211 FAX 81-3-239-5215

UNITED KINGDOM

486-488 Midsummer Blvd. Saxon Gate West, Central Milton Keynes, MK9 2EQ United Kingdom 09 08/66 75 95 TELEX vlsiuk 825 135 FAX 09 08/67 00 27

VLSI SALES OFFICES

ALABAMA

2614 Artie St., Ste. 36 Huntsville, AL 35805 205-539-5513 FAX 205-536-8622

ARIZONA

8375 South River Parkway Tempe. AZ 85284 602-752-6450 FAX 602-752-6001

CONNECTICUT

60 Church St., Ste. 16 Yalesville, CT 06492 203-265-6698 FAX 203-265-3653

FLORIDA

601 Cleveland St., Ste. 400 Clearwater, FL 33515 813-443-5797 FAX 813-443-5674

5955 T.G. Lee Blvd., Ste. 170 Orlando, FL 32822 407-240-9604 FAX 407-855-2595

GEORGIA

2400 Pleasant Hill Rd., Ste. 200 Duluth, GA 30136 404-476-8574 FAX 404-476-3790

MARYLAND

MARYLAND P.O. Box 289 124 Maryland, Rte 3 N Millersville, MD 21108 301-987-8777 FAX 301-987-8779

MINNESOTA

5871 Cedar Lake Rd., Ste. 9 St. Louis Park, MN 55416 612-545-1490 FAX 612-545-3489

NORTH CAROLINA

1000 Park Forty Plaza, Ste. 300 Durham, NC 27713 919-544-1891/92 FAX 919-544-6667

4 Commerce Park Sq. 23200 Chagrin Boulevard, Ste. 600 Cleveland, OH 44122 216-292-8235 FAX 216-464-7609

OREGON

10300 S.W. Greenburg Rd., Ste. 365 Portland, OR 97223 503-244-9882 FAX 503-245-0375

TEXAS

9600 Great Hills Trail, Ste. 150W Austin, TX 78759 512-343-8191 FAX 512-343-2759

VLSI AUTHORIZED DESIGN CENTERS

COLORADO SIS MICROELECTRONICS, INC. Longmont, 303-776-1667

QUADIC SYSTEMS, INC. South Portland, 207-871-8244 PENNSYLVANIA

INTEGRATED CIRCUIT SYSTEMS, INC. King of Prussia, 215-265-8690

EIRE AND U.K. PA TECHNOLOGY Herts, 76-3-61222 FRANCE SOREP

CETIA Toulon Cedex, 9-42-12005

Chateaubourg, 99-623955

NORWAY NORKRETS AS Oslo, 47-2360677/8

SWEDEN NORDISK ARRAYTEKNIK AB Solna, 8-734 99 35

VLSI SALES REPRESENTATIVES

CALIFORNIA CENTAUR CORP.

Irvine 714-261-2123

CENTAUR CORP. Calabasas 818-704-1655

CENTAUR CORP. San Diego 619-278-4950

EMERGING TECHNOLOGY San Jose 408-433-9366

EMERGING TECHNOLOGY Orangevale 916-988-4387

COLORADO LUSCOMBE ENGINEERING

Longmont 303-772-3342

IOWA SELTEC SALES Cedar Banids 319-364-7660

MARYLAND DELTA III Columbia 301-730-4700

MISSOURI CENTECH, INC.

Raytown 816-358-8100 CENTECH, INC.

Bridgeton 314-291-4230 NEW YORK

Rochester 716-425-4101 OREGON

MICRO SALES Beaverton 503-645-2841

UTAH LUSCOMBE ENGINEERING Salt Lake City 801-565-9885

WASHINGTON

MICRO SALES Bellevue 206-451-0568

CANADA bbd ELECTRONICS Mississauga, Ontario 416-821-7800

bbd ELECTRONICS Ottawa, Ontario 613-729-0023

bbd ELECTRONICS Pointe Claire, Quebec 514-697-0804 ISRAEL RDT ELECTRONICS Tel Aviv 3-483211-9

SINGAPORE DYNAMIC SYSTEMS PTE, LTD

Singapore 011-65-742-1986

VLSI DISTRIBUTORS

United States represented by SCHWEBER ELECTRONICS except where noted.

ALABAMA Huntsville, 205-895-0480

ARIZONA
Phoenix. 602-997-4874
CALIFORNIA
Canoga Park, 818-999-4702
Gardena. 213-320-8090
Irvine. 714.863-0200
Sacramento, 916-929-9732
San Diego, 619-450-0454
San Jose, 408-432-7171

COLORADO

Englewood, 303-799-0258

CONNECTICUT Danbury, 203-748-7080

FLORIDA

Altamonte Springs, 305-331-7555 Pompano Beach, 305-977-7511

GEORGIA Norcross, 404-449-4600

ILLINOIS Elk Grove Village, 312-364-3750

IOWA Cedar Rapids, 319-373-1417

KANSAS

Overland Park, 913-492-2922

MARYLAND Gaithersburg, 301-840-5900

MASSACHUSETTS Bedford, 617-275-5100

MICHIGAN

Livonia. 313-525-8100 MINNESOTA

Edina, 612-941-5280 MISSOURI

Earth City, 314-739-0526 NEW HAMPSHIRE Manchester, 603-625-2250

NEW JERSEY Fairfield, 201-227-7880 NEW YORK

Rochester, 716-424-2222 Westbury, 516-334-7474 NORTH CAROLINA Raleigh, 919-876-0000

Beachwood, 216-464-2970 Dayton, 513-439-1800

OKLAHOMA Tulsa. 918-622-8003

OREGON ALMAC ELECTRONICS CORP. Beaverton, 503-629-8090

PENNSYLVANIA Horsham, 215-441-0600 Pittsburgh, 412-782-1600

TEXAS

Austin, 512-458-8253 Dallas, 214-661-5010 Houston, 713-784-3600

WASHINGTON ALMAC ELECTRONICS CORP.

Bellevue, 206-643-9992 Spokane, 509-924-9500 WISCONSIN

New Berlin, 414-784-9020

AUSTRALIA ENERGY CONTROL Brisbane, 61-7-376-2955

AUSTRIA TRANSISTOR GmbH

Vienna, 222-8294010 **BELGIUM AND LUXEMBURG**

MCAtronix Angleur. 41-674208 DENMARK

INTERELKO Karlslunde, 3-140700

EIRE AND U.K. HAWKE COMPONENTS

QUARNDON ELECTRONICS

Derby, 332-32651 FINLAND OY COMDAX Helsinki. 0-670277

FRANCE ASAP s.a. Montigny-le-B 1-3043.82.33 -Bretonneux

GERMANY DATA MODUL GmbH Munich, 89-560170

BIT-ELECTRONIC AG SPEZIAL-ELECTRONIC KG

Bueckeburg, 5722-2030 HONG KONG LESTINA INTERNATIONAL, LTD.

Tsimshatsui, 852-3-7231736 ITALY INTER-REP S.P.A.

Torino, 11-2165901

JAPAN ASAHI GLASS CO. LTD. Tokyo, 81-3-218-5854 TEKSEL COMPANY, LTD.

Tokyo. 81-3-461-531 TOKYO ELECTRON, LTD. Tokyo. 81-423-33-8009

KOREA ANAM VLSI DESIGN CENTER Seoul, 82-2-553-2997 EASTERN ELECTRONICS

NETHERLANDS DIODE

Houten, 3403-91234 SWEDEN AND NORWAY TRACO AB

Farsta, 8-930000 SOUTH AMERICA - BRAZIL INTERNATIONAL TRADE

DEVELOPMENT Palo Alto, 415-856-6686 SPAIN AND PORTUGAL SEMICONDUCTORES s.a. Barcelona, 3-217 23 40

SWITZERLAND FABRIMEX AG Zürich, 1-2 5129 29

TAIWAN PRINCETON TECH CORP. Taipei. 886-2-717-1439

01/89

The information contained in this document has been carefully checked and is believed to be reliable. However, VLSI Technology, Inc. (VLSI) makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon, it. VLSI does not guarantee that the use of any information con tained herein will not infringe upon the patent, trademark

copyright, mask work right or other rights of third parties. and no patent or other license is implied hereby.

This document does not in any way extend VLSI's

warranty on any product beyond that set forth in its standard terms and conditions of sale. VLSI Technology, Inc., reserves the right to make changes in the products or specifications, or both, presented in this publication at any

LIFE SUPPORT APPLICATIONS VLSI's products are not intended for use as critical components in life support appliances, devices, or systems in which the failure of a VLSI product to perform could be expected to result in personal injury. © 1989 VLSI Technology, Inc. Printed in U.S.A. Continuous Gate and Portable Library are trademarks of

VLSI Technology, Inc. • 1109 McKay Drive • San Jose, CA 95131 • 408-434-3100

VLSI Technology, Inc

7M 130702-001