

# FM1208S FRAM® Memory

4,096-Bit Nonvolatile Ferroelectric RAM Product Specification

### **Features**

- 4,096 Bit Bytewide Nonvolatile Ferroelectric RAM Organized as 512 x 8
- CMOS Technology with Integrated Ferroelectric Storage Cells
- Fully Synchronous Operation
  - 200ns Read Access
  - 400ns Read/Write Cycle Time
  - 10 Billion (1010) Cycle Read/Write Endurance
- On Chip Data Protection Circuit

## Description


The FM1208S is a bytewide ferroelectric RAM, or FRAM® product, organized as 512 x 8. FRAM memory products from Ramtron combine the read/write characteristics of semiconductor RAM with the nonvolatile retention of magnetic storage.

This product is manufactured in a CMOS technology with the addition of integrated thin film ferroelectric storage cells developed and patented by Ramtron.

- 10 Year Data Retention without Power
- Single 5 Volt ±10% Supply
- Low Power Consumption
  - Active Current: 10mA
  - Standby Current: 100μA
- **■** CMOS/ITL Compatible I/O Pins
- 24 Pin DIP and SOP Packages
- 0-70°C Ambient Operating Temperature Range

The ferroelectric cells are polarized on each read or write cycle, therefore no special store or recall sequence is required. The memory is always static and nonvolatile.

Ramtron's FRAM products operate from a single +5 volt power supply and are TTI/CMOS compatible on all inputs and outputs. The FM1208S utilizes the JEDEC standard bytewide SRAM pinout, but differ slightly in operation due to the integrated address latch.



Pin Configuration	
A <sub>7</sub> [ 1	

Ramtron reserves the right to change or discontinue this product without notice.

© 1994 Ramtron International Corporation, 1850 Ramtron Drive, Colorado Springs, CO 80921 Telephone (800) 545-FRAM, (719) 481-7000; Fax (719) 488-9095 R4 February 1994

### **Device Operation**

#### Read Operation

When  $\overline{CE}$  is low and  $\overline{WE}$  is high, a read operation is performed by the FRAM memory. On the falling edge of  $\overline{CE}$ , all address bits  $(A_0 - A_8)$  are latched into the part and the cycle is started. Data will appear on the output pins a maximum access time  $(t_{CA})$  after the beginning of the cycle.

The designer should ensure that there are no address transitions from  $t_{AS}$  (setup time) before the falling edge of  $\overline{CE}$  to  $t_{AH}$  (hold time) after it. After  $t_{AH}$ , the address pins are ignored for the remainder of the cycle. It is equally important that  $\overline{CE}$  be generated such that unwanted glitches or pulses, of any duration, be prevented.

After the read has completed,  $\overline{CE}$  should be brought high for the precharge interval ( $t_{PC}$ ). During this period data is restored in the internal memory cells and the chip is prepared for the next read or write. FRAM memories will not operate in systems in which CE does not toggle with every access.

The  $\overline{OE}$  pin may be used to avoid bus conflicts on the system bus. Only when both  $\overline{CE}$  and  $\overline{OE}$  are low will the FRAM memory drive its outputs. Under all other circumstances, the output drivers are held in a high impedance (High-Z) condition. Note that the internal read operation is performed regardless of the state of the  $\overline{OE}$  pin.

#### Write Operation

When CE falls while  $\overline{WE}$  is low, or  $\overline{WE}$  falls while  $\overline{CE}$  is low, a write operation will be performed by the FRAM memory. On the falling edge of  $\overline{CE}$ , as in the read cycle, the address will be latched into the part with the same setup and hold requirements. As in the read cycle,  $\overline{CE}$  must be held high for a precharge interval ( $t_{PC}$ ) between each access.

Data is latched into the part on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs first. Write operations take place regardless of the state of  $\overline{OE}$ , however, it may need to be driven high by the system at the beginning of the cycle in order to avoid bus conflicts.

There is no long internal write delay after a write operation.

Data is immediately nonvolatile and power may be removed from the part upon completion of the precharge interval following the write.

#### Low Voltage Protection

When  $V_{CC}$  is below 3.5V (typical), all read and write operations to the part will be ignored. For systems in which unwanted signal transitions would otherwise occur on the  $\overline{CE}$  pin at or above this voltage,  $\overline{CE}$  should be held high with a power supply monitor circuit.

Whenever  $V_{CC}$  rises above 3.5V, either after power up or a brownout, no read or write operation will take place until  $\overline{CE}$  has been high (above  $V_{IH}$ ) for at least a precharge interval  $(t_{PC})$ . When it is brought low, an access will start.


#### Theory of Operation

The FM1208S FRAM memory uses a patented ferroelectric technology to achieve nonvolatility. Ferroelectric material may be polarized in one direction or another with the application of an electric field, and will remain polarized when the field is removed. They are insensitive to magnetic fields.

The FM1208S is designed with a differential cell architecture, as shown in the figure below. During a read operation, the word line and plate enable lines are brought high, transferring charge from the ferroelectric storage elements to the bit lines. Nonvolatile elements polarized in the opposite direction to the field will source more charge than those polarized in the direction of the field. Sense amplifiers built into the chip compare the two charge magnitudes, producing a binary value. After the read operation, the data is then automatically re-written back into the nonvolatile elements.

During the write operation, the sense amplifiers drive the bit lines to the state of the data input pins. The word line is enabled and the place enable line is pulsed, polarizing each of the complementary nonvolatile storage elements in the appropriate direction.

The part may be read or written a total of 10 billion (10<sup>10</sup>) cycles without degrading the data retention of the device. Operation of the part beyond this limit will eventually result in nonvolatile data retention failure.



### Absolute Maximum Ratings(1)

(Beyond Which Permanent Damage Could Result)

Description	Ratings
Ambient Storage or Operating Temperature to Guarantee Nonvolatility of Stored Data	0 to +70°C
Voltage on Any Pin with Respect to Ground	-1.0 to +7.0V

(1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Capacitance

 $T_A = 25$ °C, f = 1.0MHz,  $V_{CC} = 5$ V

Parameter	Description	Max	Test Condition
C 1/0 <sup>(2)</sup>	Input/Output Capacitance	8pF	V <sub>I/0</sub> = 0V
C (N (2)	Input Capacitance	6pF	V <sub>I/0</sub> = 0V

<sup>(2)</sup> This parameter is periodically sampled and not 100% tested.

#### **DC Operating Conditions**


 $T_A = 0^{\circ}$  to 70°C; Typical Values at 25°C

Symbol	Parameters	Min	Тур	Max	Test Condition
$v_{cc}$	Power Supply Voltage	4.5V	5.0	5.5V	
I <sub>CC1</sub>	Power Supply Current - Active		5.0mA	10mA	V <sub>CC</sub> = Max, CE Cycling at Minimum Cycle Time CMOS Input Levels and I/Os Unloaded
I <sub>SBI</sub>	Power Supply Current - Standby (TTL)		200μΑ	1.2mA	V <sub>CC</sub> = Max, $\overline{\text{CE}}$ = V <sub>IH</sub> , TTL Input Levels, I <sub>I/O</sub> = 0mA
I <sub>SB2</sub>	Power Supply Current - Standby (CMOS)		10μΑ	100μΑ	V <sub>CC</sub> = Max, $\overline{\text{CE}}$ = V <sub>CC</sub> , CMOS Input Levels, I <sub>I/O</sub> = 0mA
I <sub>IL</sub>	Input Leakage Current			10μΑ	V <sub>IN</sub> = GND to V <sub>CC</sub>
I <sub>OL</sub>	Output Leakage Current			10µA	V <sub>OUT</sub> = GND to V <sub>CC</sub>
V <sub>IL</sub>	Input Low Voltage	-1V		0.8V	
V <sub>IH</sub>	Input High Voltage	2.0V		V <sub>CC</sub> + 1V	
V <sub>OL</sub>	Output Low Voltage			0.4V	I <sub>OL</sub> = 4.2mA
v <sub>oh</sub>	Output High Voltage	2.4V			I <sub>OH</sub> = -2mA

#### **AC Conditions of Test**

AC Conditions	Test
Input Pulse Levels	0 to 3 V
Input Rise and Fall Time	10ns
Input and Output Timing Levels	1.5V

### **Equivalent AC Test Load Circuit**



### Pin Names

Pin Names	Function	Pin Names	Function	
A <sub>0</sub> -A <sub>8</sub>	Address Inputs	ŌĒ	Output Enable Input	
1/0 0- 1/0 7	Data Input/Output	V <sub>CC</sub>	+5 Volts	
CE	Chip Enable Input	GND	Ground	
WE	Write Enable Input	NC	No Connect	

### Power Up/Power Down Timing(3)

Symbol	Parameter	Min	Units
t <sub>PU</sub>	V <sub>CC</sub> Stable to First Access	100	μѕ
t <sub>PD</sub> (4)	Last Access to Power Down	0	μs

 <sup>(3)</sup> Timing specifications measured to/from the time at which V<sub>CC</sub> crosses 4.5V. These parameters are sampled and not 100% tested.
 (4) Access, including precharge (t<sub>PC</sub>) which follows, must complete before V<sub>CC</sub> drops below 4.5V.

#### Truth Table

CE	WE	ŌĒ	Function
Н	X	Х	Standby/Precharge
74.	X	Х	Latch Address
L	Н	L	Read
L	Ł	Х	Write

## **Read Cycle AC Parameters**

 $T_A = 0^{\circ} \text{ to } 70^{\circ}\text{C}, V_{CC} = 5\text{V} \pm 10\%$ 

Symbol	Parameter	JEDEC Symbol	Min	Max	Unit
t <sub>RC</sub>	Read Cycle Time	t <sub>ELEL</sub>	400		ns
t <sub>CA</sub>	Chip Enable Active Time	t <sub>ELEH</sub>	200	10,000	ns
t <sub>PC</sub>	Precharge Time	t <sub>EHEL</sub>	200		ns
t <sub>AS</sub>	Address Setup Time	t <sub>AVEL</sub>	0		ns
t <sub>AH</sub>	Address Hold Time	t <sub>ELAX</sub>	30		ns
t <sub>CE</sub>	Chip Enable Access Time	t <sub>ELQV</sub>		200	ns
t <sub>OE</sub>	Output Enable Access Time	t <sub>OLQV</sub>	, i	30	ns
t <sub>HZ</sub>	Chip Enable to Output High-Z	t <sub>EHQZ</sub>		45	ns
t <sub>OHZ</sub>	Output Enable to Output High-Z	t <sub>онаz</sub>		35	ns


### Write Cycle AC Parameters


 $T_A = 0^\circ \text{ to } 70^\circ \text{C}, V_{CC} = 5\text{V} \pm 10\%$ 

Symbol	Parameter	JEDEC Symbol	Min	Max	Unit
twc	Write Cycle Time	† <sub>ELEL</sub>	400		ns
t <sub>CA</sub>	Chip Enable Active Time	<sup>t</sup> ELEH	200	10,000	ns
t <sub>CW</sub>	Chip Enable to Write High	t <sub>ELWH</sub>	200		ns
t <sub>PC</sub>	Precharge Time	t <sub>EHEL</sub>	200		ns
t <sub>AS</sub>	Address Setup Time	t <sub>AVEL</sub>	0		ns
t <sub>AH</sub>	Address Hold Time	t <sub>ELAX</sub>	30		ns
t <sub>WP</sub>	Write Enable Pulse Width	twLwH	80		ns
t <sub>DS</sub>	Data Setup Time	t <sub>DVWH</sub>	80		ns
t <sub>DH</sub>	Data Hold Time	twhox	5		ns
t <sub>WZ</sub> <sup>(2)</sup>	Write Enable Low to Output High Z	<sup>†</sup> wLQZ		25	ns
t <sub>WS</sub> <sup>(5)</sup>	Write Setup	t <sub>CLWL</sub>	0		ns
t <sub>WH</sub> <sup>(5)</sup>	Write Hold	twhch	0		ns


<sup>(2)</sup> This parameter is periodically sampled and not 100% tested.

<sup>(5)</sup> Not a device specification, merely distinguishes  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  controlled accesses.






(6) State of  $\overline{\text{OE}}$  does not affect operation of device for this cycle.




1-6

## **Packaging Information**

		Dimensions in Inches (Millimeters) FM1208S 24-Pin				
Package	Type					
		A	В	c	D	
Plastic/Ceramic 600 Mil DIP	P/PT/C	1.240 (32.64) 1.285 (31.50)	0.598 (15.19) 0.514 (13.06)	0.620 (15.75) 0.590 (14.99)	0.225 (5.72) 0.140 (3.56)	
Plastic SOP	S	0.614 (15.59) 0.598 (15.19)	0.300 (7.62) 0.287 (7.29)	0.416 (10.57) 0.398 (10.11)	0.105 (2.65) 0.093 (2.35)	



## **Ordering Information**



Ramtron International Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Ramtron product, nor does it convey or imply any license under patent or other rights.

 $\textbf{FRAM} \ is \ a \ registered \ trademark \ of \ Ramtron \ International \ Corporation. \ \textcircled{$\mathbb{C}$ Copyright 1994 \ Ramtron \ International \ Corporation.}$