

COS/MOS 4-Word by 8-Bit Random-Access NDRO Memory

Binary Addressing CD4036AD, CD4036AK
Direct Word-Line Addressing CD4039AD, CD4039AK

RCA type CD4036A is a single monolithic integrated circuit containing a 4-word x 8-bit Random Access NDRO Memory. Inputs include 8 INPUT-BIT lines, CHIP INHIBIT, WRITE, READ INHIBIT, MEMORY BYPASS, and 2 ADDRESS inputs. 8 OUTPUT-BIT lines are provided.

All input and output lines utilize standard COS/MOS inverter configurations and hence can be directly interfaced with COS/MOS logic devices.

CHIP INHIBIT allows memory word expansion by WIRE-ORing of multiple CD4036A packages at either the 8-bit input and/or output lines (See Fig.15). With CHIP INHIBIT "high", both READ and WRITE operations are inhibited on the CD4036A. With CHIP INHIBIT "low", information can be written into and/or read continuously from one of the four words selected by the binary code on the two address lines. With CHIP INHIBIT "low", a "high" WRITE signal and a "low" READ INHIBIT signal activate WRITE and READ operations, respectively, at the addressed word location (See Fig.4).

The MEMORY BYPASS signal, when "high", allows shunting of information from the 8 INPUT-BIT lines directly to the

OUTPUT-BIT lines without disturbing the state of the 4 words. During the bypass operation input information may also be written into a selected word location, provided the CHIP INHIBIT is "low" and the WRITE is "high". The READ operation is deactivated during the BYPASS operation because information is fed directly from the 8 INPUT-BIT lines to the 8 OUTPUT-BIT lines.

RCA type CD4039A is identical to the CD4036A with the exception that individual address-line inputs have been provided for each memory word in place of the binary ADDRESS, CHIP INHIBIT, and READ INHIBIT inputs. When Wire-Oring multiple CD4039A packages for memory word expansion, an individual CD4039A is selected by addressing one of its word locations. The READ operation is activated whenever a word location is addressed (via a "high" signal—see Fig.5).

These devices will be supplied in two different 24-lead ceramic packages; the CD4036AK and CD4039AK in the flat-pack, and the CD4036AD and CD4039AD in the dual-in-line package.

Special Features:

- COS/MOS logic compatibility at all input and output terminals
- Memory bit expansion
- Memory word expansion via Wire-OR capability at the 8 INPUT-BIT and 8 OUTPUT-BIT lines
- Memory bypass capability for all bits
- Buffering on all outputs
- CD4036A- on-chip binary address decoding, separate READ INHIBIT and WRITE controls
- Access Time—200 ns(Typ) at $V_{DD}=10$ V
- CD4039A-Direct word-line addressing

Applications:

Digital equipment where low power dissipation and/or high noise immunity are primary design requirements.

- Channel Preset Memory in digital frequency-synthesizer circuits
- General-purpose and scratch-pad memory in COS/MOS and other low-power systems.

MAXIMUM RATINGS, Absolute-Maximum Values:


Storage Temperature Range	—65 to +150	°C
Operating Temperature Range	—55 to +125	°C
DC Supply Voltage Range		
($V_{DD} - V_{SS}$)	—0.5 to +15	V
Device Dissipation (Per Pkg.)	200	mW
All Inputs	$V_{SS} \leq V_i \leq V_{DD}$	

Recommended DC Supply Voltage		
($V_{DD} - V_{SS}$)	3 to 15	V
Lead Temperature (During soldering)		
At distance 1/16 ± 1/32 inch		
(1.59 ± 0.79 mm) from case		
for 10 seconds max.	265	°C


STATIC ELECTRICAL CHARACTERISTICS (All inputs $V_{SS} \leq V_i \leq V_{DD}$) (Recommended DC Supply Voltage ($V_{DD} - V_{SS}$) 3 to 15 V)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS									UNITS	CHARACTERISTIC CURVES & TEST CIRCUITS Fig. No.		
			CD4036AD, CD4036AK CD4039AD, CD4039AK												
			V _O Volts	V _{DD} Volts	-55°C			25°C			125°C				
Quiescent Device Current	I _L		5	—	—	5	—	0.5	5	—	—	300	μA	11, 12	
			10	—	—	10	—	1	10	—	—	600			
Quiescent Device Dissipation/Package	P _D		5	—	—	25	—	2.5	25	—	—	1500	μW	—	
			10	—	—	100	—	10	100	—	—	6000			
Output Voltage: Low-Level	V _{OL}		5	—	—	0.01	—	0	0.01	—	—	0.05	V	—	
			10	—	—	0.01	—	0	0.01	—	—	0.05			
High-Level	V _{OH}		5	4.99	—	—	4.99	5	—	4.95	—	—	V	—	
			10	9.99	—	—	9.99	10	—	9.95	—	—			
Noise Immunity (All inputs except bit inputs when in memory by- pass mode.)	V _{NL}		0.8	5	1.5	—	—	1.5	2.25	—	1.4	—	V	13	
			1.0	10	3	—	—	3	4.5	—	2.9	—			
	V _{NH}		4.2	5	1.4	—	—	1.5	2.25	—	1.5	—			
			9.0	10	2.9	—	—	3	4.5	—	3	—			
Output Drive Current: N-Channel	I _{DN}	Nor- mal Read Modes	0.5	5	0.12	—	—	0.10	0.20	—	0.07	—	mA	6	
			0.5	10	0.30	—	—	0.25	0.50	—	0.17	—	—		
P-Channel	I _{DP}		4.5	5	-0.12	—	—	-0.10	-0.20	—	-0.07	—	—	mA	7
			9.5	10	-0.30	—	—	-0.25	-0.50	—	-0.17	—	—		
Output Drive Current: N-Channel	I _{DN}	Mem- ory By- pass Mode +	0.5	5	0.04	—	—	0.03	0.06	—	0.02	—	mA	—	
			0.5	10	0.09	—	—	0.075	0.15	—	0.05	—	—		
P-Channel	I _{DP}		4.5	5	-0.04	—	—	-0.03	-0.06	—	-0.02	—	—	mA	—
			9.5	10	-0.09	—	—	-0.075	-0.15	—	-0.05	—	—		
Input Current	I _I		—	—	—	—	—	—	10	—	—	—	pA	—	

* Bit inputs driven from low-impedance driver.



CD4039A 92CS-19934



92CS-19935

Fig.1 — CD4036A — Logic block diagram.

Write (Pin 2)	Read Inhibit (Pin 21)	Memory Bypass (Pin 11)	Chip Inhibit (Pin 22)	Operating Mode
X	X	L	H	Chip Inhibited (Outputs float)
X	X	H	H	Input/Output Shunted to output; No Reading from Memory; Information in Memory Undisturbed
L	X	H	L	Input/Output Shunted to output; No Reading from Memory; Write Data into Addressed Word
H	X	H	L	Read Data from Addressed Word Write Deactivated
L	L	L	L	Read/Write Deactivated (Outputs float)
L	H	L	L	Read from Memory while Writing Data into Addressed Word
H	L	L	L	Write Data into Addressed Word Read Deactivated (outputs float)

Fig.2 — Operating-mode truth table.

A1 Pin 1	A0 Pin 23	Addressed Word
L	L	Word 1
L	H	Word 2
H	L	Word 3
H	H	Word 4

L = Low-Level Voltage,
H = High-Level Voltage

Fig.3 — Address truth table.

