

Description

The μ PD27C1001A is a 1,048,576-bit ultraviolet erasable and electrically programmable read-only memory (EPROM) fabricated with double-polysilicon CMOS technology for a substantial savings in both operating and standby power. The device is organized as 131,072 words by 8 bits and operates from a single +5-volt power supply.

The µPD27C1001A has both page and single-location programming features, three-state outputs, fully TTL-compatible inputs and outputs, and a program voltage (V_{PP}) of 12.5 volts.

The μ PD27C1001A is available in a 32-cerdip with a quartz window.

Features


- □ 131,072-word x 8-bit organization
- Ultraviolet erasable and electrically programmable
- □ High-speed byte or page programming
- Low power dissipation
 - 40 mA active (max)
 - 100 µA standby (max)
- TTL-compatible I/O for reading and programming
- □ Single +5-volt power supply
- □ Double-polysilicon CMOS technology
- □ 32-pin cerdip packaging
- □ JEDEC-compatible pinout

Ordering Information

Part Number	Access Time (max)	Package	
μPD27C1001AD-12	120 ns	32-pin cerdip with a	
D-15	150 ns	quartz window	
D-20	200 ns	-	

Pin Configuration

32-Pin Cerdip



Pin Identification

Symbol	Function	
A ₀ - A ₁₆	Address inputs	
O ₀ - O ₇	Data outputs	
CE	Chip enable	
ŌĒ	Output enable	
PGM	Program	
GND	Ground	
V _{CC}	+5-volt power supply	
V _{PP}	Program voltage	
NC	No connection	

μPD27C1001A



Absolute Maximum Ratings

Power supply voltage, V _{CC}	-0.6 to +7.0 V
Input voltage, V _{IN}	-0.6 to +7.0 V
Input voltage, Ag	-0.6 to +13.5 V
Output voltage, V _{OUT}	-0.6 to +7.0 V
Operating temperature, TOPR	-10 to 80°C
Storage temperature, T _{STG}	-65 to 125°C
Program voltage, V _{PP}	-0.6 to +13.5 V

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

TA = 25°C; f = 1 MHz; VIN and VOUT = 0 V

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	Cı			14	рF
Output capacitance	Co			16	ρF

Truth Table


Tratti Tubic						
Function	ČĒ	ŌĒ	PGM	V _{PP}	Vcc	Output
Read	V _{IL}	V _{IL}	V _{IH}	+5.0 V	+5.0 V	D _{OUT}
Output disable	V _{IL}	V _{IH}	X	+5.0 V	+5.0 V	High-Z
Standby	V _{IH}	х	Х	+5.0 V	+5.0 V	High-Z
Page data latch	V _{iH}	V _{IL}	V _{IH}	+ 12.5 V	+6.5 V	D _{IN}
Page program	V _{IH}	V _{IH}	VIL	+ 12.5 V	+6.5 V	High-Z
Byte program	V _{IL}	V _{IH}	VIL	+ 12.5 V	+6.5 V	D _{IN}
Program verify	V _{IL}	V _{IL}	V _{IH}	+ 12.5 V	+6.5 V	D _{OUT}
Program inhibit	х	V _{IL}	V _{IL}	+ 12.5 V	+6.5 V	High-Z
	x	V _{IH}	V _{IH}	-		

Notes:

- (1) X can be either VIL or VIH.
- (2) In read operation, \overline{PGM} must be sent to $\underline{V_{IH}}$ at all times, or switched from V_{IL} to V_{IH} at least 2 μs before \overline{OE} or \overline{CE} goes to V_{IH} .



Block Diagram



μPD27C1001A



Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Read Operation or Stand	dby				
Supply voltage	Vcc	4.5	5.0	5.5	٧
	V _{PP}	V _{CC} - 0.6	V _{CC}	V _{CC} + 0.6	٧
Input voltage, high	ViH	2.0		V _{CC} + 0.3	٧
Input voltage, low	V _{IL}	-0.3		0.8	٧
Operating temperature	TA	0	• •	70	°C
Programming Operation					
Supply voltage	Vcc	6.25	6.5	6.75	٧
	V _{PP}	12.2	12.5	12.8	٧
Input voltage, high	V _{IH}	2.4		V _{CC} + 0.3	٧
Input voltage, low	V _{IL}	-0.3		0.8	٧
Operating temperature	TA	20	25	30	°C

DC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; V_{PP} = V_{CC}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Read Operation or St	andby	•				
Output voltage, high	V _{OH1}	2.4			٧	I _{OH} = -400 μA
	V _{OH2}	V _{CC} - 0.7			٧	I _{OH} = -100 μA
Output voltage, low	V _{OL}			0.45	٧	I _{OL} = 2.1 mA
Output leakage current	lo	-10		10	μА	$V_{OUT} = 0 V \text{ to } V_{CC}; \overline{OE} = V_{IH}$
Input leakage current	l _{LI}	-10		10	μА	V _{IN} = 0 V to V _{CC}
V _{PP} current	lpp		1	100	μА	V _{PP} = V _{CC}
V _{CC} current (active)	¹ CCA1			15	mA	CE = VIL; VIN = VIH
	I _{CCA2}			40	mA	$f = 8.4 \text{ MHz}; I_{OUT} = 0 \text{ mA}; t_{ACC} = 120 \text{ ns}$
				30	mA	$f = 6.7 \text{ MHz}; I_{OUT} = 0 \text{ mA}; t_{ACC} = 150 \text{ ns}$
				25	m A	f = 5 MHz; I _{OUT} = 0 mA; t _{ACC} = 200 ns
V _{CC} current (standby)	lccs1			1	m A	CE = V _{IH} min
	lccs2		1	100	μА	$\overline{CE} = V_{CC}; V_{IN} = 0 \text{ V to } V_{CC}$

DC Characteristics (cont) $T_A = 25 \pm 5^{\circ}C; \ V_{CC} = +6.5 \ V \pm 0.25; \ V_{PP} = +12.5 \ V \pm 0.3$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Programming Operat	ion					
Output voltage, high	V _{OH}	2.4	•		V	I _{OH} = -400 μA
Output voltage, low	V _{OL}			0.45	V	1 _{OL} = 2.1 mA
Input leakage current	1 _{L1}	-10		10	μА	V _{IN} = 0 V to V _{CC}
V _{PP} current	(_{PP}			50	mA	CE = PGM = V _{IL}
V _{CC} current	lcc			30	mA	



AC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; V_{PP} = V_{CC} \pm 0.6 \text{ V}$

Parameter Sy		μPD27C	1001A-12	μPD27C	1001A-15	μPD27C	1001A-20		
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation or S	tandby								
Address to output delay	†ACC		120		150		200	ns	CE = OE = VIL
CE to output delay	t _{CE}		120		150		200	ns	ŌĒ = VIL
OE to output delay	toE		70		70		75	ns	CE = VIL
OE high to output float	t _{DF}	0	50	0	50	0	60	ns	CE = V _{IL} or OE = V _I
Address to output hold	tон	0		0		0		ns	CE = OE = VIL

AC Characteristics (cont) $T_A = 25 \pm 5^{\circ}C; V_{CC} = +6.5 \pm 0.25 V; V_{PP} = +12.5 \pm 0.3 V$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Page Programming Operation						
Address setup time	t _{AS}	2			μS	
CE setup time	t _{CES}	2			μs	
Data setup time	t _{DS}	2			μs	
Address hold time	t _{AH}	2			μs	
	tAHL	2			μs	
	t _{AHV}	0			μs	
Data hold time	t _{DH}	2			μs	
OE to output float time	t _{DF}	0		130	ns	
V _{PP} setup time	t _{VPS}	2			μs	
V _{CC} setup time	tvcs	2			μs	
Program pulse width	tpW	0.095	0.1	0.105	ms	
OE setup time	t _{OES}	2			με	
OE to output delay	[†] OE			150	ns	
OE pulse width during data latch	t _{LW}	1			με	
PGM setup time	t _{PGMS}	2			με	
CE hold time	[†] CEH	2			hs	
OE hold time	t _{OEH}	2			μs	






AC Characteristics (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Byte Programming Operation					•	
Address setup time	tas	2			μs	
OE setup time	toes	2			μ3	
Data setup time	t _{DS}	2			μ8	
Address hold time	t _{AH}	2			μ9	
Data hold time	t _{DH}	2			μ8	-
OE to output float time	t _{DF}	0		130	ns	
V _{PP} setup time	t _{VPS}	2			μs	
V _{CC} setup time	tvcs	2			μs	
Program pulse width	tpW	0.095	0.1	0.105	ms	
CE setup time	tces	2			μs	
OE to output delay	toE			150	ns	

Notes:

 Input pulse levels = 0.45 to 2.4 V; input and output timing reference levels = 0.8 and 2.0 V; input rise and fall times ≤ 20 ns. See figure 1 for output load.

Figure 1. Output Load





Programming Operation

Begin programming by erasing all data; this sets all bits high. The μ PD27C1001A is originally shipped in this condition. Address the first byte or page location and apply valid data at the eight output pins. Raise V_{CC} to $\pm 6.5 \pm 0.25$ V; then raise V_{PP} to $\pm 12.5 \pm 0.3$ V.

Byte Programming

 $\overline{\text{CE}}$ should be set low and $\overline{\text{OE}}$ high to start programming at the initial byte address. Apply a 0.1 ms program pulse to $\overline{\text{PGM}}$ as shown in the byte programming portion of the timing waveforms. Set $\overline{\text{OE}}$ low to verify the eight bits prior to making a program/no program decision. If the byte is not programmed, apply another 0.1-ms pulse to $\overline{\text{PGM}}$, up to a maximum of 10 times, and input the next address. If the bits are not programmed in 10 tries, reject the device as a program failure. After all addresses are programmed, lower both V_{CC} and V_{PP} to $+5.0~V~\pm10\%$ and verify all data again.

Page Programming

For page programming, \overline{CE} and \overline{PGM} should be set high. \overline{OE} pulses low four times to latch each of the 4 data bytes onto the page. Subsequently, \overline{CE} and \overline{OE} should be set high and a 0.1-ms program pulse applied to \overline{PGM} as shown in the page programming portion of the timing waveforms. Verify the data prior to making a program/no program decision. If all four bytes of page data are not programmed, apply another 0.1-ms pulse to \overline{PGM} , up to a maximum of 10 times, and input the next page address. If the page is not programmed in 10 tries, reject the device as a program failure. After all addresses are programmed, lower both V_{CC} and V_{PP} to $+5.0~V~\pm10\%$ and verify all data again.

Program Inhibit

Use the program inhibit option to program multiple μ PD27C1001As connected in parallel. All like inputs (except \overline{CE} , but including \overline{OE}) may be common. Program individual devices by applying a low-level TTL pulse to the \overline{CE} input of the device to be programmed. Applying a high level to the \overline{CE} input of the other devices prevents them from being programmed.

Program Verification

To verify that the device is correctly programmed, normal read cycles can be executed with a high logic level applied to the \overline{PGM} pin and a low logic level applied to the \overline{CE} and \overline{OE} pins of the device to be verified. The \overline{CE} and \overline{OE} pins of all other devices should be set high.

Program Erasure

Erase data on the μ PD27C1001A by exposing it to light with a wavelength shorter than 400 nm. Exposure to direct sunlight or fluorescent light could also erase the data. Consequently, mask the window to prevent unintentional erasure by ultraviolet rays. Opaque labels are supplied with every device.

Data is typically erased by ultraviolet rays of 254 nm.A lighting level of 15 W-sec/cm² (min) is required to completely erase written data (ultraviolet ray intensity multiplied by exposure time).

An ultraviolet lamp rated at 12,000 μ W/cm² takes approximately 20 minutes to complete erasure. Place the μ PD27C1001A within 2.5 cm of the lamp tubes. Remove any filter on the lamp.



Timing Waveforms

Page Programming Cycle







Figure 2. Page Programming Flowchart





Timing Waveforms (cont)

Byte Programming Cycle







Figure 3. Byte Programming Flowchart





Timing Waveforms

Read Cycle

