### MITSUBISHI LSIS M5M4V4169TP-15,-20

4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM

Preliminary

This document is a preliminary Target Spec. and some of the contents are subject to change without notice

#### **DESCRIPTION**


- 1. The M5M4V4169TP is a 4M-bit Cached DRAM which integrates input registers, a 262,144-word by 16-bit dynamic memory array and a 1024-word by 16-bit static RAM array as a Cache memory (block size 8x16) onto a single monolithic circuit. The block data transfer between the DRAM and the data transfer buffers (RB/WB1/WB2) is performed in one instruction cycle, a fundamental advantage over a conventional DRAM/SRAM cache.
- 2. The RAM is fabricated with a high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low cost are essential. The use of quadruple-layer polysilicon process combined with silicide and double layer aluminum wiring technology, a single-transistor dynamic storage stacked capacitor cell, and a six-transistor static storage cache cell provide high circuit density at reduced costs.

#### **FEATURES**

Type name	SRAM Access/cycle	DRAM Access/cycle	Power Dissipation (Typ)
M5M4V16409TP-15	15ns/15ns	75ns/120ns	DRAM: 220mW SRAM: 580mW
M5M4V16409TP-20	20ns/20ns	80ns/140ns	DRAM: 200mW SRAM: 470mW

- 70-pin,400-mil TSOP (type II) with 0.65mm lead pitch and 23.49mm package length.
- Multiplexed DRAM address inputs for reduced pin count and higher system densities.
- Selectable output operation (transparent / latched / registered) using set command register cycle.
- Single 3.3V +/- 0.3V Power Supply.
- 1024 refresh cycles every 16ms (Ad0->Ad9).
- Applicable for both direct-mapped and associative systems.
- Synchronous design for precise control with an external clock (K).
- Output retention by advanced mask clock (CMs#).
- All inputs/outputs low capacitance and LVTTL compatible.
- · Asynchronous output enable (G#) for bus control.
- Separate DRAM and SRAM address inputs for fast SRAM access.
- Page Mode capability.
- · Auto Refresh capability.
- · Self Refresh capability.

## PIN CONFIGURATION (TOP VIEW)




Package code:70P3S

: Master Clock Κ CS# : Chip Select CMd# : DRAM Clock Mask RAS# : Row Addr. Strobe CAS# : Column Addr. Strobe : Data Transfer Direction DTD# Ad : DRAM Address : SRAM Clock Mask CMs# CC0#.CC1#: Control Clocks


CCO#,CC1#: Control Clocks
WE# : SRAM Write Enable
DQC(u/l) : I/O Byte Control
As : SRAM Address
G# : Output Enable
DQ : Data I/O
Vcc : Power Supply
VccQ : DQ Power Supply

Vss : Ground

#### 4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM



## **BLOCK DIAGRAM #2**



### **FUNCTION TRUTH TABLE**

Mnemonic		SRAM				As (SRAM		DRAM Ad (DRAM					l address)			
CODE	CS#	Previou CMs#	CC0#	CC1#	DQC (u/l)	WE#	As0-9	Previous CMd#	RAS#	CAS	DTD#	Ad0-9	Ad2	Ad1	Ad0	
NOP	Н	Ξ	Х	X	Х	Х	X	Н	X	Х	Х	X		! !		
SPD	Х	L	Х	Х	Х	Х	Х	X	X	Х	X	Х				
DES	L	Н	н	Н	Х	Х	Х	х	Х	Х	Х	X				
SR	Ļ	Η	Н	L	Н	Н	As0-9	Х	Х	Х	Х	Х				
sw	L	Ξ	Н	L	Н	L	As0-9	X	Х	Х	Х	Х				
BRT	L	Н	L	Н	L	Н	As3-9 <sup>(2)</sup>	Х	Х	Х	Х	×		: :		
BWT	L	Н	L	Н	L	L	As3-9 <sup>(2)</sup>	х	Х	Х	Х	х				
BRTR	L	Н	Ļ	Н	Н	Н	As0-9	Х	Х	Х	Х	Х				
BWTW	L	н	L	Τ	Н	L	As0-9	X	Х	Х	Х	Х				
BR	L	Н	L	L	Н	Н	As0-2 <sup>(2)</sup>	×	Х	Х	Х	×	:			
BW	L	H	L	L	Н	L	As0-2 <sup>(2)</sup>		X	Х	Х	X				
DPD	X	X	Х	X	X	Х	X	L	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	Х		• • •		
DNOP	L	Х	Х	X	X	Х	х	Н	Η	Н	Х	x	:	:		
DRT	د	X	Х	X	X	Х	х	×	Н	L	H	Ad3-7 (2) (Col.Block)	0	0	0	
DWT1	L	Х	х	X	X	х	×	н	Н	L	L	Ad3-7 (2) (Col.Block)	0	0	0	
DWT1R	L	Х	Х	Х	Х	х	Х	Н	Н	L	L	Ad3-7 (2) (Col.Block)	0	0	1	
DWT2	L	Х	Х	X	Х	х	х	Н	Н	L	L	Ad3-7 (2 (Col.Block)	Z	1	:	
DWT2R	L	Х	Х	Х	Х	X	х	н	Н	L	L	Ad3-7 (2 (Col.Block)	o	1	1	
ACT	L	Х	х	х	X.	x	х	н	L	Н	Н	Ad0-9 (Row Add.)				
PCG	L	Х	Х	Х	Х	х	х	н	L	Н	L	X				
ARF	L	Х	х	X	Х	х	х	H <sup>(7)</sup>	·L	L	Н	×	-	:		
SRF	٦	Х	х	Х	X	х	х	H <sup>(8)</sup>	L	L	Н	×	-	:		
SCR	L	Х	Х	Х	х	х	X	Н	L	L	L	Command	:			

#### **NOTES**

- 1) For the DPD function, the RAS#, CAS# and DTD# inputs are DON'T CARE except for the L,L,H combination (Respectively).
- The unused addresses must be set to Low.
- 3) Use New: If BW or BWT or BWTW is initiated the same cycle as DWT1 or DWT1R, new data is loaded into the buffer and transferred to DRAM.
- 4) Clear 1 or 2 Transfer Mask Bits (as addressed by As0-2 and DQCU/L).
- 5) Actual number of bits transfer depends on the state of the DTBW Mask and the DQCU/DQCL inputs. Note: If DQC(U/L) is Low, the corresponding DQ(s) is(are) disabled (Input and Output Buffer). SR,SW,BR and BW cycles with DQCU and DQCL Low result in a Deselect SRAM operation.
- 6) Following a DWT1 or DWT1R cycle, the entire WB1 Transfer Mask is Set (i.e., data can no longer be transferred from WB1 to DRAM. Succeeding Buffer-Writes or Buffer Write Transfers will Clear Mask bits.
- 7) CMd# during current cycle must be High (see timing diagram for Auto-Refresh).
- 8) CMd# during current cycle must be Low (see timing diagram for Self-Refresh).

M5M4V4169TP-15,-20 4MCDRAM:4M(256K-WORD BY 16-BIT) CACHE DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM

### **FUNCTION TRUTH TABLE**

Data Transfer Buffers Write Buffers Xfer Masks			DQ pin						
WB1	WB2	WB1 Mask	WB2 Mask	Read Buffer	Din	Dout	Function		
-	-	-	-	-	+	Hi-Z	No OPeration		
-		-	-	-	-	Suspend	SRAM Power Down& Data retention	No operation	
-	-	+	-	ı	-	Hi-Z	Deselect SRAM	No operation	
1	1	+	-	-	-	Valid	SRAM Read	SRAM->DO	
-	-	-	1	1	Valid	Hi-Z	SRAM Write	DIN->SRAM	
-	-	1	-	Use		Hi-Z	Buffer Read Xfer	RB->SRAM	
Load	-	Clear Mask		-	-	Hi-Z	Buffer Write Xfer	SRAM->WB1	
-	-	-	-	Use	-	Valid	Buffer Read Xfer & Read	RB->SRAM->DO	
Load	_	Clear Mask	-	-	Valid	Hi-Z	Buffer Write Xfer & Write	DIN->SRAM->WB1	
-	-	-	-	Use	-	Valid	Buffer Read	R8->DO	
Load		Clear 1(4) or 2 bits		-	Valid	Hi-Z	Buffer Write	DIN->WB1	
_	-	_	-	-	-	-	DRAM Power Down	No operation	
	_		-	-	-	-	DRAM No OPeration	No operation	
-	-	_	-	Load	-	-	DRAM Read Xfer	DRAM->RB	
Use	Load/ Use	Use (6)	Load/ Use	-	-	-	DRAM Write Xfer1	(3) WB1->WB2->DRAM	
Use	Load/ Use	(6) Use	Load/ Use	Load	-	-	DRAM Write Xfer1 & Read	WB1->WB2 (3) ->DRAM->RB	
-	Use		Use	-	-	-	DRAM Write Xfer2	WB2->DRAM	
-	Use	-	Use	Load	-	-	DRAM Write Xfer & Read	WB2->DRAM->RB	
_	_	_	-	_	-	-	DRAM Activate	Page Call	
_	_		-	_	-	-	DRAM Precharge		
_	_		_		-	-	Auto Refresh		
_	_		-	-	-	-	Self Refresh Entry		
_	-	-	-	_	-	-	Set Command Register		

Function	Data Transferred (max)
Din> SRAM	8/16 bits (5)
Din> WB1	8/16bits (5)
SRAM> WB1	128 bits (8X16bit-block)
WB1 -> WB2	128 bits (8X16bit-block)
WB2> DRAM	128 bits (8X16bit-block)
W82> RB	128 bits (8X16bit-block)
DRAM -> RB	128 bits (8X16bit-block)
RB> Dout	8/16 bits (5)
RB> SRAM	128 bits (8X16bit-block)

DO: Data Out DIN: Data In WB1: Write Buffer 1 WB2: Write Buffer 2 RB: Read Buffer

4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM

## PIN DESCRIPTIONS(1)

К	Input	Master Clock Provides the fundamental timing and the internal clock frequency for the CDRAM. All external timing parameters (with the exception of G# in read cycle and CMd# in Self refresh cycle) are specified with respect to either the rising or falling edge of K.
CMd#	Input	DRAM Clock Mask controls the operation of the internal DRAM master clock (K). When CMd# is Low at the rising edge of K, the internal DRAM master clock (K) for the following cycle is ceased and input stages are powered-off, resulting in a DRAM Power Down.
RAS#	Input	Row Address Strobe is used in conjunction with Master clock K (depending on the states of CMd#, CAS#, and DTD#) to activate the DRAM (latching the Row Address lines and accessing 1 of 1024 rows), initiate a DRAM precharge cycle, perform a DRAM Read or Write Transfer, DRAM Write Transfer & Read, set the command registers, start an Auto-Refresh cycle, enter a Self-Refresh cycle,create a DRAM NOP cycle, or power down the DRAM.
CAS#	Input	Column Address Strobe is used in conjunction with the Master Clock K to latch the Column addresses. When preceded by RAS# in a DRAM access cycle, CAS# initiates a DRAM Write Transfer (WB1/2 -> DRAM, if DTD#=L), DRAM Write Transfer & Read (WB1/2 -> DRAM -> RB, if DTD#=L) or DRAM Read Transfer (DRAM -> RB, if DTD#=H), depending on the state of DTD# (see DTD# pin description).
DTD#	Input	Data Transfer Direction controls DRAM-to-RB(read) / WB-to-DRAM (write) direction. If preceded by a RAS# low cycle, both CAS# and DTD# low (on the rising edge of K) initiate a DRAM Write Transfer cycle. If DTD# stays High with the above conditions, a DRAM Read Transfer cycle results. DTD# can also initiate DRAM Activate, DRAM Precharge, Auto-Refresh, Set-Command Register, and Self Refresh cycles.
Ad0-Ad9	Input	DRAM Address Lines are Multiplexed to reduce pin count. Ad0-Ad9 (@RAS=low,CAS=high,DTD=high, K=Rising edge) specify the Row Address of the DRAM to activate and refresh the selected page and Ad3-Ad7 (@RAS=high,CAS=low,K=Rising edge) specify the Block Address of the DRAM. In addition, Ad0-Ad2 (@RAS=high,CAS=low, K=Rising edge) specify the transfer operation of the DRAM. Also Ad0-Ad9 (@RAS=low,CAS=low, DTD=low, K=Rising Edge) are used as the command in set command register cycle.
CS#	Input	The Chip Select controls the operation of the CDRAM. When CS#=H at the rising edge of K and the previous CMd# or CMs# is high, the chip is in No Operation mode.
CMs#	Input	SRAM Clock Mask controls the operation of the internal SRAM master clock (Ks). When CMs# is asserted at a rising edge of K, the internal SRAM master clock for the following cycle is suspended, resulting in the power down of the SRAM portion of the circuit, including the Sense Amps. CMs# can also be used to retain output data during SRAM power-down.

4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM

## PIN DESCRIPTIONS(2)

<del></del>	· · · · · · · · · · · · · · · · · · ·	
DQCI,DQCu	Input	DQCu/l are I/OByte control signals. If G#=Low, DQCu/l have a control of output impedence: DQCu controls upper DQs (DQ8-15) & DQCI controls lower DQs (DQ0-7). DQCu/l also control both input data during SRAM Writes or Buffer Writes and transfer mask during Buffer Writes. (WB1 transfer Masks for each byte are written (bits are cleared) during Buffer Writes depending on DQCu/l inputs.)
WE#	Input	Write Enable controls SRAM and Buffer read and write operations. A high on the WE# pin causes either a Buffer Read, SRAM Read, Buffer Read Transfer and/or a Buffer Read Transfer & Read to occur (depending on the state of the CC0# and CC1# bits). A low on the WE# pin causes either a Buffer Write, SRAM Write, Buffer Write Transfer and/or a Buffer Write Transfer & Write to occur (depending on the state of the CC0# and CC1# inputs)
CC0#,CC1#	Inputs	The Control Clock Inputs control SRAM and Buffer operations. CC0# is Low for all Buffer Writes, Reads, and Transfers, and High for all other SRAM operations. CC1# is high for all Buffer Read Transfers and Buffer Write Transfers.
As0-As9	Inputs	SRAM Addresses are non-multiplexed, and access 1024 - 16-bit words (configured as 128 Rows X 8 Columns X 16 Bits, where the Block Size is 8 X 16) in the SRAM array. As0-As2 select word address within a block, and As3-As9 select the SRAM row(block).
G#	Input	The Output Enable is an asynchronous input. G#=high forces the outputs to high impedence.
DQ0-DQ15	Inputs / Outputs	Output operation is either transparent, latched, or registered depending on the state of the command register. The Data Lines for the CDRAM are asynchronously controlled by G#.
VccQ	Supply	VccQ is the DQ power supply and allows the device to operate in a mixed voltage system (e.g., 5v data bus). As specified in the Table: Recommended Operating Conditions, VccQ must be greater-than or equal-to the highest voltage experienced by the data bus. For 3.3V system operation, VccQ may be tied to Vcc.


4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM

**MODE DESCRIPTIONS (1)** 


	BESSIII HOILE (1)
NOP	No Operation. Outputs are high-impedance. All input buffers remain active.
SRAM Power-Down	If CMs#=Low at the rising edge of K, the SRAM enters SRAM Power Down at the next rising edge of K. During this mode, the internal SRAM K clock becomes inactive. The Output Buffers remain enabled and are controlled by G#. All input buffers of SRAM clocks and SRAM addresses are inactive.
Deselect SRAM	All transfer functions and input/output operations to and from the SRAM and Buffer are disabled. This cycle is useful for output impedence control (Hi-Z,Low-Z) without G#. Output buffers are active during this cycle for registered output mode control.
SRAM Read	Data is read from the SRAM to the I/O pins. Addresses As0-As9 are used to select the data to be read. As3-As9 decode the SRAM Row (=Block), and As0-As2 decode (1 of 8) the 16-bit word. DQCu and DQCl control the impudence (High-Z/Low-Z) of the upper and lower bytes, respectively.
SRAM Write	Data is written from the I/O pins to the SRAM. Addresses As0-As9 are used to select the location to be written. As3-As9 decode the SRAM Row (=Block), and As0-As2 decode (1of8) the 16-bit word to be written. DQCU and DQCL control Upper and Lower byte writes, respectively.  DRAM  256KX16  DQS  16 bits  SRAM  16 bits  SRAM  Now Decode  16 bits  SRAM  Now Decode  16 bits  16 bits  SRAM  Now Decode

### **MODE DESCRIPTIONS (2)**

Buffer Read Transfer Data is transferred from the Read Buffer (RB) to the SRAM. Addresses As3-9 select the SRAM row to which the 8X16 bit block is to be written. Addresses As0-As2 must be set low.




Buffer Write Transfer Data is transferred from the SRAM to the Write-Buffer1 (WB1). Addresses As3-As9 decode the SRAM Row (=8X16 bit block) to be transferred. Addresses As0-As2 must be set low. The Buffer Write Transfer cycle "clears" all transfer mask bits in the WB1 Mask (allowing all data to be transferred in a successive DRAM Write Transfer cycle).




### **MODE DESCRIPTIONS (3)**

Buffer Read Transfer & SRAM Read Data is transferred from the Read Buffer (RB) to the SRAM, and simultaneously, data (16 bit word) is read from the RB to the I/O pins. Addresses As3-9 select the SRAM Row to which the 8X16 bit block is to be written. Addresses As0-As2 decode the 16-bit word to be read.



Buffer Write Transfer & SRAM Write

Data is first written from the I/O pins to SRAM as decoded by As0-As9. Then, the SRAM Row (=Block) decoded by As3-As9 is transferred to the Write-Buffer1 (WB1). The Buffer Write Transfer cycle "clears" all transfer mask bits in the WB1 Mask (allowing all data to be transferred in a successive DRAM Write Transfer cycle). DQCu and DQCI control upper and lower byte writes respectively, however all transfer mask bits in the WB1 are cleared.




4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM

### **MODE DESCRIPTIONS (4)**


**Buffer Read** 

Data is read from the Read Buffer (RB) to the I/O pins. Addresses As0-As2 are used to select (1 of 8) the 16-bit word to be read. Addresses As3-As9 must be set low for this operation.



**Buffer Write** 

Data is written from the I/O pins to the Write-Buffer1. Addresses As0-A2 are used to select (1of8) the 16-bit word to be written. Addresses As3-As9 must be set low for this operation. The transfer mask bits associated with the Upper and Lower bytes are cleared in the WB1 Mask. DQCu and DQCI control Upper and Lower byte writes (and associated tranfer mask bits), respectively.



4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM


## MODE DESCRIPTIONS (5)

DRAM Power-Down DRAM NOP	If CMd#=Low at the rising edge of K, the DRAM enters DRAM Power Down at the next rising edge of K. During this mode, the internal DRAM K clock becomes inactive. Also all input buffers of DRAM clocks and DRAM addresses are inactive. Note that the latency of DRAM Read Transfer cycle is not counted up in this cycle.  The DNOP cycle is used when no other DRAM operations are desired, holding the DRAM in
	its present (precharge/activate) state.
DRAM Read Transfer	A Block (8X16) is transferred from the DRAM to the Read Buffer (RB) as specified by Addresses Ad3-Ad7. Addresses Ad8-Ad9 must be set to Low. After the Latency Period (specified in the Access Latency Table) new data will be present in the Read Buffer. Prior to the Latency timeout, old data will be present in the RB. (Notes 1,2,4)  DRAM Row Decode  SX16  SX16


4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM

**MODE DESCRIPTIONS (6)** 

DRAM Write Transfer1 Data (8X16 Block) is transferred from WB1 through WB2 to the DRAM block specified by Addresses Ad3-Ad7. Addresses Ad8-Ad9 must be set to Low. The Mask present in WB1 is also transferred to WB2 and controls the data written to the DRAM. After data has been transferred from WB1, the entire WB1 Mask is Set. (Notes 3.4)




DRAM Write Transfer1 & Read Data (8X16 Block) is transferred from WB1 through WB2 to the DRAM block specified by Addresses Ad3-Ad7. Addresses Ad8-Ad9 must be set to Low. The transfer mask present in WB1 is also transferred to WB2 and controls the data written to the DRAM. The block to which the data is written in DRAM is simultaneously transferred to the Read Buffer.(Notes 2,3,4)




### **MODE DESCRIPTIONS (7)**

DRAM Write Transfer2 Data (8X16 Block) is transferred from WB2 to the DRAM block specified by Addresses Ad3-Ad7. Addresses Ad8-Ad9 must be set to Low. The WB2 Mask controls the data written to the DRAM. With the DWT2 function, the WB2 data and WB2 Mask remain unchanged. (Note 4)



DRAM Write Transfer2 & Read Data (8X16 Block) is transferred from WB2 to the DRAM block specified by Addresses Ad3-Ad7. Addresses Ad8-Ad9 must be set to Low. The WB2 transfer mask controls the data written to the DRAM. With the DWT2 function, the WB2 data and WB2 transfer mask remain unchanged. The block to which the data is written in DRAM is simultaneously transferred to the Read Buffer. (Notes 1,2,4)



## **MODE DESCRIPTIONS (8)**

DRAM Activate	Addresses are latched from the Ad0-Ad9 inputs by the rising edge of K. Internally, a DRAM row is selected (Page Call) in preparation for a DRAM Read or Write Transfer cycle. A DRAM Precharge cycle must separate all DRAM Activate cycles.
DRAM Precharge	Internally, the active DRAM Row is deselected (completing the refresh process) and page-mode is disabled. The DRAM is precharged prior to another DRAM Activate cycle.
DRAM Auto-Refresh	Internally, a DRAM row is selected and refreshed (as addressed by an internal, self-incrementing counter), followed by an internally generated Precharge cycle. The Auto refresh cycle can be implemented only if the DRAM is in Precharge state (i.e., a Precharge or Auto-Refresh cycle occurred more recently than an Acitvate cycle). DRAM Auto-Refresh is similar to a CAS-Before-RAS (CBR) mode in standard DRAMs.
DRAM Self Refresh	All clock buffers are suspended, and CMd# asynchronously controls Self Refresh (CMd# rising edge initiates exit from Self Refresh). During Self Refresh, device enters a low power mode, with 1024 automatic refresh cycles performed in 128ms.
Set Command Register	When SCR is initiated, the addresses present on the Ad0-Ad9 DRAM Address pins determine the DRAM Read/Write Transfer Latency, the Output Mode (transparent / latched / registered), and WB1 transfer mask mode (set-all/ no change). No DRAM operation is executed in this cycle. Refer to the SCR Truth Table for legal Address values.  During SCR cycle and the following 3 clock cycles(totally 4 clock cycles), only NOP, DNOP or DPD are allowed in DRAM portion and only NOP, DES or SPD are done in SRAM portion. The set commands are valid at least after the above 4 clocks later and the previous function is not guaranteed to work if it has not been completed. (i.e. DRT, DWT1&R, DWT2&R and SR, BR and BRTR with registered output mode.)

#### Notes:

- 1) This function is performed in a Latency period specified in the Access Latency Table.
- 2) After the Latency Period (specified in the Access Latency Table) new data will be present in the Read Buffer. Prior to the Latency timeout, old data will be present in the RB.
- 3) After data has been transferred from WB1, the entire WB1 Mask is Set.
- 4) Valid Ad0-Ad2 addresses are shown in the FUNCTION TRUTH TABLE..

## Power-On sequence (This is added in Dec,1993 into the Spec.REV2.1)


Before starting normal operation, the following power on sequence is necessary.

- 1) Apply power and maintain stable power (pause) for 500us.
- 2) Perform a precharge (PCG) operation.
- 3) After tRP, perform 8 auto refresh commands (ARF) with adequate interval (tRC).
- 4) Issue set command register (SCR) to initilize the mode register.


After this sequence, the RAM is in idle state and ready for normal operation. Note that DNOP / DPD and DES / SPD or NOP command will be the stand-by command for the above power sequence.




### non-G# controlled Write & Read (DES control)



Note: Output is transparent.




Note: Output is transparent.



Note: Output is transparent.




4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM



Note: Output is registered.

4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM







Note: Output is transparent.



4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM




Note: Output is transparent.



Note: Output is transparent.




#### **NO - Operation of SRAM**



CMd#
RAS#
CAS#
DTD#
Ad0-9

#### **NO - Operation of DRAM**



NO-Operation Mode

CMs#

CC0#

CC1#

WE#


DQC(u/l)

G#

As0-9

DQ0-15

#### DRAM Power Down / DRAM Activate / DRAM Precharge



CMs#

CC0#

CC1#

WE#

DQC(u/l)

G#

As0-9


DQ0-15

SRAM operation can be freely performed.

DPD is recommended during no operation to save power.



#### RAS only Refresh cycle



CMs#

CC0#

CC1#

WE#


DQC(u/l)

G#

As0-9

DQ0-15

#### **DRAM Auto Refresh**



Note: DRAM must be in Precharge state prior to Auto-Refresh cycle.

CMs#

CC0#

CC1#

WE#

DQC(u/l)


G#

As0-9

DQ0-15

DRAM new commands except for NOP, DNOP and DPD can be set after tRC later from ARF command input.

#### **DRAM Self Refresh**




<u>Self Refresh Entry:</u> (Note: DRAM must be in Precharge state prior to Self-Refresh Entry) Previous CMd#=H, Present CMd#=L, CS#=RAS#=CAS#=L, DTD#=H (CMd# must remain low to maintain Self Refresh).

#### Self Refresh Exit (in order):


- a) resume K clock
- b) CMd#=H
- c) Wait tRC for recovery
- d) Resume normal operation




This Page intentionally left blank.




<sup>\*\*</sup> Ad3-Ad7 are column block addresses (Ad8=Ad9=Low).



SRAM operation can be freely performed.




SRAM operation can be freely performed.



SRAM operation can be freely performed.


#### Page-Mode DRAM Read Transfer (Pipe-lined Page-Mode) Latency set=1



SRAM operation can be freely performed.




### Page-Mode DRAM Read Transfer Latency set=2



If next DRT happens within the latency, new data does not transferred to RB. However this operation is not guaranteed.

SRAM operation can be freely performed.

#### Page-Mode DRAM Read Transfer Latency set=3




If next DRT happens within the latency, new data does not transferred to RB. However this operation is not guaranteed.

SRAM operation can be freely performed.




### Page-Mode DRAM Read Transfer Latency set=4



If next DRT happens within the latency, new data does not transferred to RB. However this operation is not guaranteed.

SRAM operation can be freely performed.

# DRAM Write Transfer 1 (WB1->WB2->DRAM) Buffer Write (DIN->WB1)




Please refer to next page in detail.


SRAM operation can be freely performed.



4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM



# DRAM Write Transfer 1 (WB1->WB2->DRAM) Buffer Write Transfer (SRAM->WB1)




Please refer to next page in detail.


SRAM operation can be freely performed.



4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM



# Page-Mode DRAM Write Transfer 1 (WB1->WB2->DRAM) Buffer Write (DIN->WB1)




Please refer to next page in detail.


SRAM operation can be freely performed.



4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM




# DRAM Write Transfer 1&Read (WB1->WB2->DRAM->RB) Latency set=1 Buffer Write (DIN->WB1)



New Data on RB appears as to latency set count. See DRT timing chart.

SRAM operation can be freely performed.


### DRAM Write Transfer 2 (WB2->DRAM)



SRAM operation can be freely performed.

4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM

### DRAM Write Transfer2 & Read (WB2->DRAM->RB) Latency set=1




New Data on RB appears as to latency set count. See DRT timing chart.

SRAM operation can be freely performed.

This page intentionally blank.

### **Set Command Register**



Inhibit new command except for DNOP,DPD DES,SPD and NOP.


<sup>\*</sup> Ad0-9 must be set according to set command truth table while Ad8=Ad9=Low

4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM

### **Set Command Register**

### **Detailed Truth Table for SCR**

	Address Input									Command
Ad9	Ad8	Ad7	Ad6	Ad5	Ad4	Ad3	Ad2	Ad1	Ad0	
L	L	L	١	L	L	Χ	Х	L	χ	* Latency 1
L	٦	L	L	L	Н	χ	Χ	L	Х	2
L	L	L	L	Н	L	χ	Х	L	Χ	3
L	L	L	L	Н	Н	Х	Χ	L	Х	4
L	L	L	Х	Х	Х	L	L	L	Х	Output Mode Transparent
L	L	L	Χ	Х	Х	L	Н		Х	Latched
L	L	L	Х	Χ	Х	Н	L	L	Х	Registered
L	L	L	Х	Χ	Х	Χ	Х	L	L	No Operation of Mask
L	L	L	Χ	Χ	Х	Χ	Х	L	Н	Set All WB1 Xfer Masks




\* Latency is the number of clock cycles required to transfer new data from the DRAM to the Read Buffer. Therefore, it can be adjusted to the clock frequency of the system.


(Latency) x (tK) should meet tCBF min. timing requirement.

Inhibit new read or write function during these 4 clocks.


## **Output Operations**


## **Transparent**







#### Latched






## Registered







### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter Parame	Conditions	Ratings	Unit
Vcc	Supply Voltage	With respect to Vss	-0.5 ~ 4.6	V
VI	Input Voltage		-0.5 ~ 5.5	V
VO	Output Voltage		-0.5 ~ 5.5	· V
10	Output Current		50	mA
Pd	Power Dissipation		1000	mW
Topr	Operating Temperature		0 ~ 70	°C
Tstg	Storage Temperature		-65 ~ 150	°C

#### RECOMMENDED OPERATING CONDITIONS

(Ta=0~ 70 °C, unless otherwise noted)

Symbol	Parameter	Limi	Unit		
		Min.	Тур.	Max	
Vcc	Supply Voltage	3.0	3.3	3.6	٧
Vss	Supply Voltage	0	0	0	٧
VH(A)	High-level Input Voltage address inputs	2.0		Vcc+0.3	٧
VH(C)	High-level Input Voltage clock inputs	2.0		Vcc+0.3	>
ViH(DQ)	High-level Input Voltage DQ inputs	2.0		VccQ+0.3	V
ИL	Low-level Input Voltage all inputs	-0.3		0.8	V

#### **CAPACITANCE**

(Ta=0~ 70°C, Vcc=3.3± 0.3V, Vss=0V, unless otherwise noted)

Symbol	Parameter	Test Condition	Limits (MAX)	Unit
CI(A)	Input Capacitance, Address pin	VI=Vss	Elitiks (WAX)	pF
CI(C)	Input Capacitance, Clock pin	f=1MHz	7	ρF
CI/O	Input Capacitance, I/O pin	V⊨25mVrms	7	pF

## **AVERAGE SUPPLY CURRENT from Vcc**

(Ta=0 ~ 70 , Vcc= $3.3\pm0.3V$ , Vss=0V, unless otherwise noted)


Symbol	Condition	Limits	Unit	
Cymico.	Condition	-15	7 0	
IccS	Average supply current of SRAM operating, tK=min.  DRAM=DPD output open data input=H or L	220	170	mA
IccD	Average supply current of DRAM operating, tRC=min. SRAM=SPD	85	80	mA
IccD(PG)	Average supply current of DRAM page-mode tPC=min. SRAM=SPD	130	115	mA
Icc(STN1)	LVTTL standby, tK=min, CMd#=CMs#=CS#=H, all input=stable. output open data input=H or L	55	50	mA
Icc(STN2)	CMOS standby, tK=min, CMd#=CMs#=CS#=H, all input=stable. output open data input=H or L	30	20	mA
Icc(PD)	CMOS Power Down current, CMd#=CMs#=L,tK=min.	5	5	mA
Icc(SRF)	CMOS Self Refresh current, CMd#=CMs#=L,tK=	300	300	uA

# AC OPERATING CONDITIONS AND CHARACTERISTICS

(Ta=0 ~ 70 , Vcc=3.3±0.3V, Vss=0V, unless otherwise noted)

Symbol	Parameter	Test Condition	Lin	Unit	
			Min.	Max	
VOH(DC)*	High-level Output Voltage (DC)	IOH=-2mA	2.4	-	V
VOL(DC)*	Low-level Output Voltage (DC)	IOL= 2mA	-	0.4	V
VOH(AC)*	High-level Output Voltage (AC)	CL=50pF, IOH=-2mA	2.0	-	V
VOL(AC)*	Low-level Output Voltage (AC)	CL=50pF, IOL= 2mA	_	0.8	V
loz	Off-state Output Current	Q floating VO=0 ~ VccQ	-10	10	uA
11	Input Current	VIH=0 ~VccQ+0.3V	-10	10	uA

\* VOH(AC) and VOL(AC) are the reference levels for AC measurements. VOH(DC) and VOL(DC) are the final levels the outputs reach.



4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM

<u>TIMING REQUIREMENTS</u> (CLK pulse, input signals setup / hold time to CLK edge)

(Ta=0~70C, Vcc=VccQ=3.3±0.3V, Vss=0V, unless otherwise noted)

Input Pulse Levels:

0 to 3.0V

Input Timing Measurement Reference Level:

1.5V

Input Rise/Fall Time:

2ns

				Lin	nits	<del></del>	11-3
Symbol	Parameter	-15		-20			Unit
-		Min.	Max	Min.	Max	·	
tK	Clock Cycle Time	15		20			ns
tKH	Clock High Pulse Width	5		5			ns
tKL	Clock Low Pulse Width	5		5			ns
tCMDS	Setup Time for CMd#	4		5			ns
tCMDH	Hold Time for CMd#	2		3			ns
tRS	Setup Time for RAS#	4		5			ns
tRH	Hold Time for RAS#	2		3		·	ns
tCS	Setup Time for CAS#	4		5			ns
tCH	Hold Time for CAS#	2		3			ns
tDTS	Setup Time for DTD#	4		5			ns
tDTH	Hold Time for DTD#	2		3	i		ns
tCMSS	Setup Time for CMs#	4	1	5			ns
tCMSH	Hold Time for CMs#	2		3			ns
tWS	Setup Time for WE#	4		5			ns
tWH	Hold Time for WE#	2		3			ns
tC0S	Setup Time for CC0#	4		5			ns
tC0H	Hold Time for CC0#	2		3			ns
tC1S	Setup Time for CC1#	4		5			ns
tC1H	Hold Time for CC1#	2		3			ns
tAS	Setup Time for Address	4	1	5			ns
tAH	Hold Time for Address	2		3	1		ns
tDS	Setup Time for DIN	4		5			ns
tDH	Hold Time for DIN	2		3	· -		ns
tDQCS	Setup Time for DQC	4		5			ns
tDQCH	Hold Time for DQC	2		3			ns
tCSS	Setup Time for CS#	4		5			ns
tCSH	Hold Time for CS#	2		3			ns

### 4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM

### TIMING REQUIREMENTS (Read, Write, Refresh)

(Ta=0~70C, Vcc=VccQ=3.3±0.3V, Vss=VssQ=0V, unless otherwise noted)

Input Pulse Levels:

0 to 3.0V

Input Timing Measurement Reference Level:

1.5V

Input Rise/Fall Time:

2ns

			Limits					
Symbol	Parameter	-15	5	-20	Unit			
		Min.	Max	Min.	Max			
tREF	Refresh Cycle Time		16		16	ms		
tRP	Precharge Time	40		45		ns		
tRCD	Delay Time, Add Strb. Row to Col.	30		40		ns		
tRC	DRAM Activate-Read Cycle Time	120		140		ns		
tWC	DRAM Activate-Write Cycle Time	120		140		ns		
tPC	Page Cycle Time	30		40		ns		
tRAS	Activate Time	70	10,000	80	10,000	ns		
tRASP	Page mode Activate Time	70	100,000	80	100,000	ns		
tRWL	Write to Precharge Lead Time	20		20		ns		
tRSH	Read to Precharge Hold Time	20		20		ns		

#### **TIMING PARAMETER-CLK TABLE**

Version		-1	5			0		
Freq. (MHz)	6	6.6	33.3		50.0		25.0	
	Min.	Max	Min.	Max	Min.	Max	Min.	Max
tREF		1.06M		0.53M		0.8M		0.4M
tRP	3		2		3		2	•
tRCD	2		1		2		1	<u> </u>
tRC	8		4		7		4	1
tWC	. 8		4		7	<u> </u>	4	
tPC	2		2		2		1	
tRAS	5	666	3	333	4	500	2	250
tRASP	5	6666	3	3333	4	5000	2	250
tRWL	2		1		1	<u> </u>	1	
tRSH	2		1		1		1	1

Note: Value of K can be determined by integer≥(timing parameter/tCLK) for any clock frequency.

4MCDRAM:4M(256K-WORD BY 16-BIT) CACHED DRAM WITH 16K (1024-WORD BY 16-BIT) SRAM

### **SWITCHING CHARACTERISTICS**

(Ta=0 ~ 70°C, Vcc=VccQ=3.3 ± 0.3V, Vss=VssQ=0V, unless otherwise noted)

			Limits			
Symbol	Parameter		15	-2	Unit	
		Min.	Max	Min.	Max	
tCBF	Buffer-Fill from DRAM Read Transfer		20		20	ns
tKHA	Access Time from K-High Edge		15		20	ns
tKHQX	Output Active Time from K-High Edge	3		3		ns
tKHQZ	Output Disable Time from K-High Edge	3	7	3	8	ns
tKLA	Access Time from K-Low Edge		15		20	ns
tKLQX	Output Active Time from K-Low Edge	3		3		ns
tKLQZ	Output Disable Time from K-Low Edge	3	7	_3	8	ns
tKHAR	Access Time from K-High Edge		15		20	ns
tKHQXR	Output Active Time from K-High Edge	3		3		ns
tKHQZR	Output Disable Time from K-High Edge	3	7	3	8	ns
tGLA	Access Time from G#-Low Edge		15		20	ns
tGLQ	Output Active Time from G#-Low Edge	3		3		ns
tGHQ	Output Disable Time from G#-High Edge	3	7	3	8	ns

### **ACCESS LATENCY (Minimum)**

#### **TIMING PARAMETER-CLK TABLE**

Version		-	15		-20			
Freq. (MHz)	66.6		33.3		50.0		25.0	
	Min.	Max	Min.	Max	Min.	Max	Min.	Max
tRAC*		5		3		4		3
tCAC**		3		2	·	2		2
tRCD		2		1		2		1
tCBF		2		1		1		1
tKHA		1	,	1		1		1
tKLA		1		1		1		1
tKHAR		1		1		1		1
tGLA		1		1		1		1

tRAC\* =tRCD+tCBF+tKHA tCAC\*\*=tCBF+tKHA Note: Value of K can be determined by integer≥(timing parameter/tCLK) for any clock frequency.

# 70P3S Package Dimension

