



PSØ9

Single Chip Solution for Strain Gauges

12. January 2011 Document-No.: DB_PSØ9_en VO.O





Published by acam-messelectronic gmbh

[©] acam-messelectronic gmbh 2011

Disclaimer / Notes

"Preliminary" product information describes a product which is not in full production so that full information about the product is not available yet. Therefore, acam messelectronic GmbH ("acam") reserves the right to modify this product without notice. The information provided by this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by acam for its use, nor for any infringements of patents or other rights of third parties that may result from its use. The information is subject to change without notice and is provided "as is" without warranty of any kind (expressed or implied). Picostrain is a registered trademark of acam. All other brand and product names in this document are trademarks or service marks of their respective owners.

Support

For a complete listing of Direct Sales, Distributor and Sales Representative contacts, visit the acam web site at: http://www.acam.de/company/distributors

For technical support you can contact the acam support team in the headquarter in Germany or the Distributor in your country. The contact details of acam in Germany are: support@acam.de or by phone +49-7244-74190.

Table of Contents	Р	age
1. Overview		1-1
2. Characterististics and Spe	cification	2-1
3. Converter Front-End	3.1 Overview 3.2 Measurement Principle 3.3 Connecting the Strain Gauges 3.4 Capacitor, Cycletime, Averaging	
	3.5 Modes and Timings 3.6 Post-processing	3-1: 3-2:
4. Converter Components & Special Settings	4.1 Oscillators 4.2 Communication Modes 4.3 Multiple Input/Output Pins 4.4 Capacitive Switches (Inputs) 4.5 SPI-Interface 4.6 I2C-Interface 4.7 UART 4.8 External LCD Controller 4.9 Power Supply	4-10 4-15 4-24 4-25 4-35
5. Configuration Registers		5-
6. CPU	 6.1 Block Diagram 6.2 Memory Organization 6.3 Status and Result Registers 6.4 Instruction Set 6.5 Reset, Sleep-Mode, Autoconfig 	6-1 6-1 6-1 6-34
7. Index (to be done)		7-1
8. Appendix (to be done)		8-′







Table of Contents

Page

1	Overview	1-2
1.1	Features	1-2
	Advantages	
1.3	Packages	1-2
1.4	Applications	1-2
1.5	Application fields PS09/PS081	1-3
1.6	General Description	1-3
1.7	Functional Block Diagram	

1 Overview

1.1 Features

- RMS noise: 20.1nV fast settle, 5 Hz
 11.5 nV SINC3, 5 Hz
 8.9 nV SINC5, 5 Hz
- Up to 150,000 peak-peak divisions in weighing applications (2 mV/V strain)
- Resolution: 28 bit ENOB (RMS) or 25.8 bit noise-free (peak-to-peak)
- Scalable update rate from < 1 Hz to 1000 Hz
- Current consumption:
 - ~0.39 mA PSØ9 itself (at maximum speed)
 - ~0.007 mA PSØ9 itself (at low current configuration)
 - ~0.002 mA standby current
- Power supply voltage: 2.1 V to 3.6 V
- Converter type: Time-to-digital converter (TDC)
- 24-Bit internal microprocessor with 8 KB onetime programmable (OTP) ROM
- 4-wire serial SPI interface
- 2-wire serial I²C interface
- UART (RS232)
- 128 Byte User EEPROM
- 160x 24Bit RAM
- Interface to drive external LCD driver circuits
- 8 GPIOs pins, up to 24 inputs possible
- 4 capacitive inputs
- Analog switches integrated for direct driving of Wheatstone bridges
- Embedded temperature measurement and temperature compensation with < 0.01 °C accuracy (peak-to-peak)
- Very high power supply rejection ratio (PSRR)
- Very low gain and offset drift
- Embedded bandgap voltage reference
- Watchdog timer

1.2 Advantages

Small and compact solution for weighing applications

Converter and microcontroller in one chip

Perfectly suited for building Digital Load Cells and Consumer Scales

Extreme low total system current (down to 15µA including strain gages)

Very low self heating of the sensor

Gain and offset correction of the load cell

1.3 Packages

Available as dice (1.98x1.7mm², 120 μ m pitch, Pad opening 85x85 μ m²)

Packaged (QFN32, 5x5 mm²) for mass production

Packaged (QFN40, 7x7 mm²) for development, engineering version

1.4 Applications

Industrial

- Digital Load Cells
- Torque wrenches
- Pressure indicators
- Legal for trade scales
- Counting scales

Consumer

- Pure solar driven scales
- Body scales
- Kitchen scales
- Pocket scales
- Hanging scales
- Postal scales
- Package scales



1.5 Application fields PS09/PS081

	PS09	PS081
Solar bathroom scale		Х
Low cost bathroom scale	Х	
Solar kitchen scale	Х	Х
Kitchen scale with cap.switches	Х	
Digital load cell	Х	
High end scales	Х	Х
(OIML) calibrated scales	Х	Х

1.6 General Description

The PSØ9 is a system-on-chip for ultra low-power and high resolution applications. It was designed especially for weight scales but fits also to any kind of force or torque measurements based on metal strain gages. It takes full advantage of the digital measuring principle of PICOSTRAIN. Thus, it combines the performance of a 28-Bit signal converter with a 24-Bit microprocessor. By connecting an external LCD driver and some very few external components you can build a complete weighing electronic. Overall a very compact design is feasible with PSO9. Therefore it is extremely well suited for building Digital Load Cells (DLC), an unit where even no LCD driver is needed and the result is just given digitally to the outside world (by SPI, IIC or UART). The powerful and unique PICOSTRAIN temperature compensation allows temperature adjustment of the sensor without mechanical trimming and simplifies production significantly. Again this feature is very helpful when it comes to DLCs, but also ordinary analog load cells can use this feature and improve quality thereby.

Another outstanding feature helping to build latest kitchen or portable scales are the capacitance based inputs. Using capacitance keys allow very flat scale designs and reflect the latest trend in the area of consumer products – and this at a current ad on of approx. $1\mu A$ which is much less in comparison with traditional solutions by an external driver.

The part operates with a power supply from 2.1V to 3.6V and has a very low current consumption. As per configuration the current consumption ranges between 0.005 mA and 0.4 mA approximately. The update rate is scalable in a wide range from < 1 Hz up to 1000 Hz. With a maximum of 1 million internal divisions (28 bit ENOB RMS) the resolution lies in the top range of today's converters. This high resolution is only comparable to the one of high-end Σ - Δ -A/D converters, but at a much lower total current consumption and with integrated microprocessor.

Equipped with these features, a variety of scale electronics can be served with PSØ9. On the resolution side, it allows to build scales with up to 150,000 stable peak-peak divisions (at 2mV/V)! On the other hand, a sophisticated power management and the special features of the PICOS-TRAIN measuring principle can reduce the total current of the system down to 15 μ A, including the sensor current. This way, with PICOSTRAIN it is the possible to build pure solar driven weigh scales based on metal strain gages. Of course, the benefits can be combined, e.g. building a high resolution but low current scale such as a C3 legal for trade scale that runs more than 20,00 operating hours with 2x AA batteries.



1.7 Functional Block Diagram

Figure 1-1: PSO9 block diagram






Table of Contents

Page

2	Characteristics and Specifications	. 2-2
2.1	Absolute Maximum Ratings	2-2
	Normal Operating Conditions	
2.3	Electrical Characterization	2-2
2.4	Converter Precision	2-3
2.5	Current Consumption	2-4
	Timings	
	Pin Assignment	



2 Characteristics and Specifications

2.1 Absolute Maximum Ratings

Table 2.1: Maximum Ratings

Symbol	Parameter	Conditions	Min	Max	Unit
Vcc Vcc_load Vcc_osc	Supply voltage	Vcc vs. GND	-0.5	5.0	V
Vin	DC input voltage		-0.5	Vcc + 0.5	V
ESD Rating	FICDM	All pins	2		kV
Tstg	Storage Temperature	Plastic package	-55	150	°C

2.2 Normal Operating Conditions

Table 2.2: Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Unit
Vcc Vcc_load Vcc_RC	Supply voltage	Vcc vs. GND	2.1	3.6*	V
Vin	DC input voltage		0.0	Vcc	V
Vout	Output voltage		0.0	Vdd	V
Тор	Operating temperature		-40	125	°C
Tstg	Storage temperature	Plastic package	-55	150	°C

^{* 4.5} V for highest resolution within limited temperature range of a weight scale (-10°C ... +40 °C)

2.3 Electrical Characterization

Table 2.3: Electrical Characterization

Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
Vil	Input low voltage	CMOS			0.3Vcc	V
Vih	Input high voltage	CMOS	0.7Vcc			
Vhyst	Input hysteresis	Vcc = 3.6 V Vcc = 3.0 V Vcc = 2.7 V Vcc = 2.2 V		400 280 225 150		mV
Voh	Output high voltage		0.8			V
Vol	Output low voltage				0.2Vcc	V
Vlbat	Low battery voltage detect		2.2		2.9	V
lq	Quiescent current	No oscillator, no TDC		1.5		μΑ
losc	Current 4 MHz oscillator continuously on	Vcc = 3.6 V Vcc = 3.0 V Vcc = 2.1 V		200 130 65		μΑ



2.4 Converter Precision

Table 2.4: Performance at Vcc = 3.3V with **external** comparator and external oscillator

	ENOB dR/R strain resistance				
Frequency	No filter	SINC3	SINC5		
(Hz)					
500	23.3	24.3	24.7		
250	23.9	24.7	25.2		
100	24.7	25.3	25.6		
50	25.0	25.7	26.0		
20	25.5	26.3	26.5		
10	26.1	26.9	27.2		
5	26.7	27.4	27.7		

Table 2.5: Performance at Vcc = 3.3V with external comparator, related to 2 mV/V strain (weigh scale)

	Resolution (Resolution @ 2 mV/V max. out, Fast settle *						
Frequency	ENOB	Divisions	Noise nV	Noise nV				
(Hz)		effective	rms	peak-peak				
500	14.3	t.b.d	t.b.d	t.b.d				
250	14.9							
100	15.7							
50	16.0							
20	16.5							
10	17.1							
5	17.7							

^{*} Fast settle = without filter

Table 2.6: Performance at Vcc = 3.3V with **external** comparator, related to 2mV/V strain (weigh scale) With SINC3 and SINC5 filter (rolling average of 3 respectively 5)

	Resolution @ 2 mV/V max. out, SINC3 Filter				Resolution @ 2 mV/V max. out, SINC5 Filter			ut, <i>SINC5</i>
Frequency	ENOB	Divisions	Noise nV	Noise nV	ENOB	Divisions	Noise nV	Noise nV
(Hz)		effective	rms	peak-peak		effective	rms	peak-peak
500	15.3				15.7			
250	15.7				16.2			
100	16.3				16.6			
50	16.7				17.0			
20	17.3				17.5			
10	17.9				18.2			
5	18.4				18.8			



Table 2.7: Performance at Vcc = 3.3V with internal comparator and internal RC oscillator

	ENOB dR/F	strain resis	stance	ENOB 2mV/V, Fast settle*
Frequency	No filter	SINC3	SINC5	
(Hz)				
500	22.5	23.5	23.9	13.5
250	23.1	23.9	24.6	14.1
100	23.9	24.5	24.8	14.9
50	24.2	24.9	25.2	15.2
20	24.7	25.5	25.7	15.7
10	25.3	26.1	26.4	16.3
5	25.9	26.6	27.0	16.9

^{*} Fast settle = without filter

Table 2.8: General parameters

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
INL	Integral Non-linearity	Supply Voltage 3.0V to 3.6V		0.01*		μV/V
	Offset drift Gain drift over -20°C +70°C	Total system, 350 Ω SG Full-bridge Wheatstone Total System. 350 Ω SG, 5V		± 10 < 1 ~ 1		nV/V/K nV/V/K ppm/K
PSSR	Power Supply Rejection Ratio Vcc	1.8V or 3.3 V +-0.3 V	95 @1.8V	115 @3.3V		dB

^{*} equals to ± 1.25 ppm of A/D-Converters with PGA setting 128

2.5 Current Consumption

The following table shows the total system current of the scale (including current through sensor)

Table 2.9 Current consumption at different resolutions

Divisions *	Update Rate	Double Tara*	Operating C	urrent @ 3V	Scale type	Operating hours
2,000	3 Hz	1 mV/V	1 kOhm	15 μΑ	Solar	
2,000	5 Hz	1 mV/V	1 k0hm 350 0hm	20 μA 60 μA	Postal, Body, Kitchen , Pocket	3,000 hours (1xCR2032)
5,000	5 Hz	1 mV/V	1 k0hm 350 0hm	40 μA 120 μA	High-end postal, Kitchen, Pocket	1,500 hours (1xCR2032)
10,000	5 Hz	1 mV/V	1 k0hm 350 0hm	300 μA 700 μA	High-end pocket, Coun- ting	2,000 hours (1xCR2430)
80,000	5 Hz	2 mV/V	1 k0hm 350 0hm	1.9 mA 4.5 mA	Counting	1,500hours 2 x AA

^{*} Divisions are peak-peak values with 5 Sigma (e.g. 80.000 divisions are 400.000 bits of effective resolution)

^{**} using full bridge wiring for minimum zero drift



2.6 Timings

All timings specified at 3.3V ±0.3V, Ta -40°C to +85°C unless otherwise specified.

Table 2.10: Oscillator timing

Symbol	Parameter	Min	Тур	Max	Units
Clk10kHz	10 kHz reference oscillator		10		kHz
CIkHS	High-speed reference oscillator		4		MHz
toHSst	Oscillator start-up time with ceramic resonator		50	150	μs

Table 2.11 Serial Interface Timing (SPI)

Symbol	Parameter	Min	Тур	Max	Units
fclk	Serial clock frequency			1	MHz
tpwh	Serial clock, pulse width high	500			ns
tpwl	Serial clock, pulse width low	500			ns
tsussn	SSN enable to valid latch clock	500			ns
tpwssn	SSN pulse width between write cycles	500			ns
thssn	SSN hold time after SCLK falling				
t sud	Data set-up time prior to SCLK falling	30			ns
thd	Data hold time before SCLK falling	30			ns
tvd	Data valid after SCLK rising				ns

Serial Interface (SPI compatible, Clock Phase Bit = 1, Clock Polarity Bit = 0)

Figure 2.1: SPI - Write access





Figure 2.2: SPI-Read access





2.7 Pin Assignment

PSØ9 is available as Die or in QFN32 package. For development there is another package available, which is QFN40 (with additional pins to connect an external EEPROM for program development and debugging). The following pictures and tables show the pin assignment and description.

Remark: The terms "multiple purpose input/output" (Mult_IO) or "GPIO" or simply "I/O" are used interchangeably

QFN40 - Engineering Sample

Figure 2.3: Pin assignment QFN 40





Table 2.12: Pin Description QFN 40

#QFN	Name	Description	Туре
1	MULT_IO4_C2	Multiple purpose input/output #4 or capacitive input #2	Digital IN/OUT
2	MULT_IO3_C1	Multiple purpose input/output #3 or capacitive input #1	Digital IN/OUT
3	CLK_IO2	SPI or IIC clock or multiple purpose input/output #2	Digital IN/OUT
4	DI_I01	SPI data in (MOSI) or multiple purpose input/output #1	Digital IN/OUT
5	V18_CORE	Supply voltage of digital core	
6	CSN_RST	SPI chip select (SSN) / IIC reset	Digital IN/OUT
7	D0_I00	SPI data out (MISO) or IIC data in/out or multiple purpose input/output #0	Digital IN/OUT
8	EE_DATA	EEPROM data (external program developmenr EEPROM)	Digital IN/OUT
9	VPP_OTP	Programming voltage OTP	
10	EE_CLK	EEPROM clock (external program development EEPROM)	Digital IN/OUT
11	GND	Ground	
12	MULT_IO7_CREF	Reference capacitor for capacitive switches or multiple purpose input/output #7	Digital IN/OUT
13	SG_B1	Strain gage port 1, half bridge B	SG - Port Driver
14	SG_B2	Strain gage port 2, half bridge B	SG - Port Driver



#QFN	Name	Description	Туре
15	SG_A1	Strain gage port 1, half bridge A	SG - Port Driver
16	SG_A2	Strain gage port 1, half bridge A	SG - Port Driver
17	VCC	Power supply voltage	
18	VCC_LOAD	Power supply of LOAD pin	
19	LOAD	LOAD pin to connect load capacitor	
20	LOAD_LINE	connect to LOAD	
21	MODE	Select between SPI, IIC interface or stand alone mode	Analog Input
22	MULT_IO6_C4	Multiple purpose input/output #6 or capacitive input #4	Digital IN/OUT
23	SG_C2	Strain gage port 2, half bridge C	SG - Port Driver
24	SG_C1	Strain gage port 1, half bridge C	SG - Port Driver
25	SG_D2	Strain gage port 2, half bridge D	SG - Port Driver
26	SG_D1	Strain gage port 2, half bridge D	SG - Port Driver
27	MULT_I05_C3	Multiple purpose input/output #5 or capacitive input #3	Digital IN/OUT
28	GND_HA	Ground	
29	VCC_HA	Power supply TDC	
30	VCC	Power supply voltage	
31	EE_CSN	EEPROM chip select	Digital IN/OUT
32	V18_OUT	Regulated 1.8V voltage	Analog Output
33	V18_CORE	Supply voltage of digital core	
34	RCOMP	Comparator resistor	Analog IN/OUT
35	CCOMP	Comparator capacitor	Analog IN/OUT
36	UCOMP	Threshold voltage comparator	Analog Output
37	RC	RC oscillator	Analog Input
38	XT1	Ceramic oscillator	Analog output
39	XT2	Ceramic oscillator	Analog input
40	VCC_RC	Power supply RC oscillator	

Figure 2.4: QFN40 Dimensions





QFN32 - Mass production

Figure 2.5: Pin assignment QFN 32





Table 2.13: Pin Description QFN 32

#QFN	Name	Description	Туре
1	MULT_I04_C2	Multiple purpose input/output #4 or capacitive input #2	Digital IN/OUT
2	MULT_I03_C1	Multiple purpose input/output #3 or capacitive input #1	Digital IN/OUT
3	CLK_IO2	SPI or IIC clock or multiple purpose input/output #2	Digital IN/OUT
4	DI_IO1	SPI in (MOSI) or multiple purpose input/output #1	Digital IN/OUT
5	V18_CORE	Supply voltage of digital core	
6	CSN_RST	SPI chip select (SSN) or SPI -/ IIC reset	Digital IN/OUT
7	D0_I00	SPI data out (MISO) or IIC data in /out or multiple purpose input/output #0	Digital IN/OUT
8	VPP_OTP	Programming voltage OTP	
9	MULT_IO7_ CREF	Reference capacitor for capacitive switches or Multiple purpose input/output #7	Digital IN/OUT
10	SG_B1	Strain gage port 1, half bridge B	SG - Port Driver
11	SG_B2	Strain gage port 2, half bridge B	SG - Port Driver
12	SG_A1	Strain gage port 1, half bridge A	SG - Port Driver
13	SG_A2	Strain gage port 1, half bridge A	SG - Port Driver
14	VCC	Power supply voltage	
15	LOAD_LINE	Power supply of LOAD pin	
16	LOAD	LOAD pin to connect load capacitor	
17	MODE	Select between SPI and IIC interface	Analog Input
18	MULT_I06_C4	Multiple purpose input/output #6 or capacitive input #4	Digital IN/OUT
19	SG_C2	Strain gage port 2, half bridge C	SG - Port Driver
20	SG_C1	Strain gage port 1, half bridge C	SG - Port Driver
21	SG_D2	Strain gage port 2, half bridge D	SG - Port Driver



#QFN	Name	Description	Туре
22	SG_D1	Strain gage port 2, half bridge D	SG - Port Driver
23	MULT_IO5_C3	Multiple purpose input/output #5 or Capacitive input #3	Digital IN/OUT
24	VCC	Power supply voltage	
25	V18_OUT	Regulated 1.8V voltage	Analog Output
26	V18_CORE	Supply voltage of digital core	
27	GND	Ground	
28	RCOMP	Comparator resistor	Analog IN/OUT
29	CCOMP	Comparator capacitor	Analog IN/OUT
30	UCOMP	Threshold voltage comparator	Analog Output
31	XT1	Ceramic oscillator	Analog Output
32	XT2	Ceramic oscillator	Analog Input

Figure 2.6: QFN32 dimensions





Die

Figure 2.7: Pad assignment PSO9 dice




Table 2.14 Pad description PSO9 dice

Pad	Name	X-Pos(µm)	Y-Pos(µm)	Туре
1	GNDRC	442	45	Ground
2	GNDRCa	593	45	Ground
3	MULT_IO4_C2	742	45	Digital IN/OUT
4	MULT_IO3_C1	862	45	Digital IN/OUT
5	CLK_102	982	45	Digital IN/OUT
6	DI_I01	1102	45	Digital IN/OUT
7	V18_CORE	1222	45	Supply voltage of digital core
8	CSN_RST	1342	45	Digital IN/OUT
9	D0_I00	1462	45	Digital IN/OUT
10	EE_DATA	1582	45	Digital IN/OUT
11	VPP_OTP	1702	45	Programming voltage OTP
12	EE_CLK	1821	45	Digital IN/OUT
13	GND	2058	130	Ground
14	MULT_IO7_CREF	2058	240	Digital IN/OUT
15	GND	2058	360	Ground
16	SG_B1	2058	482	SG - Port Driver
17	SG_B2	2058	602	SG - Port Driver
18	SG_A1	2058	723	SG - Port Driver
19	SG_A2	2058	843	SG - Port Driver
20	GND	2058	963	Ground
21	VCC	2058	1080	Supply voltage
22	VCC_LOAD	2058	1200	Supply voltage



Pad	Name	X-Pos(µm)	Y-Pos(µm)	Туре
23	LOAD	2058	1320	7.
24	LOAD_LINE	2058	1434	
25	GND	1936	1556	Ground
26	MODE	1822	1556	Digital IN/OUT
27	MULT_IO6_C4	1702	1556	Digital IN/OUT
28	SG_C2	1448	1556	SG - Port Driver
29	SG_C1	1328	1556	SG - Port Driver
40	SG_D2	1207	1556	SG - Port Driver
31	SG_D1	1087	1556	SG - Port Driver
32	MULT_IO5_C3	672	1556	Digital IN/OUT
33	GND_HA	527	1556	Ground Hardmacro
34	VCC_HA	407	1556	Supply voltage
35	VCC	279	1556	Supply voltage
36	GND	45	1454	Ground
37	EE_CSN	45	1320	Digital IN/OUT
38	V18_OUT	45	1200	Analog Output
39	V18_CORE	45	1080	Supply voltage digital core
40	GND	45	960	Ground
41	RCOMP	45	840	Analog IN/OUT
42	CCOMP	45	720	Analog IN/OUT
43	UCOMP	45	600	Analog IN/OUT
44	RC	45	480	Analog Input
45	XT1	45	360	Analog Output
46	XT2	45	240	Analog Input
47	VCC_RC	45	126	Power supply RC oscillator







Table of Contents


Page

3	Con	werter Front End	3-2
3.1	Overv	view	3-2
3.2	Meas	surement Principle	3-2
3.3	Conn	ecting the Strain Gauges	3-3
3.3.1	I	Half Bridge	3-3
3.3.2	2	Full Bridge	3-4
3.3.3	3	Wheatstone Bridge	3-6
3.3.4	ļ.	Quattro Bridge (4 sensors)	3-7
3.4	Capa	citor, Cycle Time, Averaging	3-8
3.4.1	l	Load Capacitor (Cload)	3-8
3.4.2	2	Cycle Time (cytime)	
3.4.3	3	Cycle Time in Stretched Mode	3-10
3.4.4	Į.	Averaging (avrate)	3-10
3.4.5	5	Better resolution by averaging	3-11
3.4.6	6	Resolution and Converter Precision	3-12
3.5	Mode	es and Timings	3-13
3.5.1	I	Continuous Mode	3-13
3.5.2	2	Single Conversion Mode	3-14
3.5.3	3	Stretched Mode	3-14
3.5.4	ļ.	Configuration of Modes	3-15
3.5.5	5	Mode Selection Criteria	3-17
3.5.6	6	Conversion Time / Measuring Rate (Continuous Mode)	3-18
3.5.7	,	Conversion Time / Measuring Rate (Single Conversion Mode)	3-18
3.5.8	3	Comparator	3-19
3.5.9)	Zero Drift of PS09 itself	3-22
3.5.1	10	Temperature Measurement	3-23
3.5.1	11	Temperature Compensation (whole system)	3-24
3.5.1	12	Gain and Offset Drift Compensation of the Load Cell (TK-Gain, TK-Offset)	3-25
3.5.1	13	Nonlinearity of gain drift over temperature	3-27
3.6	Post-	processing	3-29
3.6.1	I	Off-center Correction for Quattro Scales	3-31
3.6.2	2	Mult_UB - Power Supply Rejection	3-31



3 Converter Front End

3.1 Overview




The PICOSTRAIN based converter has the strain gage ports (SG_Ax to SG_Dx) to measure:

- 4 independent half bridges (quattro mode)
- 2 half bridges that form a full bridge
- 2 independent half bridges
- 1 classical Wheatstone bridge
- 1 single half bridge

3.2 Measurement Principle

The strain itself is measured by means of discharge time measurements. The discharge time is defined by the strain gauge resistance and the capacitor Cload. Both, the strain gage with positive change and the one with negative change are measured. The ratio of the two discharge times provides the strain information. The precision of the time measurement is done with about 15 ps resolution (0.5 ps with averaging).





Please note, that the control of the strain gage resistors was changed from PSO81 to with PSO9


PSO9. By means of internal analog switch the middle connection of the bridge is now directly to GND. So the way of how the resistors are discharged has changed. This saves o ne wire to the load cella and additionally improve EMI behavior of the sytem

This chapter will explain the components of the front-end, the parameters to set and how to dimension external components. There are many ways to connect your strain gage sensor to PSØ9. In this section we show how to connect them.

3.3 Connecting the Strain Gauges

Caution: For best results it is recommended to generally connect the load cell body to GND of the electronic. A simple standard wire is sufficient.

3.3.1 Half Bridge



Note: The half bridge is connected to port A and B, while both pins of one port are used, as illustrated in the picture.

This requires the bridge setting = 0 (register 3, bridge[1:0] = 0) The multiplication factors should have positive sign, e.g. Mult_Hb1 = +1, Mult_Hb2 = +1.

The half bridge connection in combination with a low average rate (AVRate = 2) allows maximum speed where up to 1 kHz can be reached.



3.3.2 Full Bridge

Figure 3.4 Connecting a full bridge with one Rspan resistor





Figure 3.5: Connecting a fullbridge with two Rspan resistors



Note:


This is the standard PICOSTRAIN bridge (a full bridge made of 2 half bridges with a single Rspan resistor optionally). The bridge setting is 1 (register 3, bridge[1:0] = 1). If the full bridge has two Rspan resistors they should be switched in series. Then the value for TKgain has to be doubled compared to bridges with one Rspan.

The multiplication factors should have positive sign, e.g. $Mult_{Hb1} = +1$, $Mult_{Hb2} = +1$. Therefore, it is necessary to follow exactly the wiring with respect to positive and negative strain.



Existing sensors with Wheatstone bridge connection can be adopted easily by changing the wiring in the patch-field of the load cell as shown in the following picture:

Figure 3.6: Adapted load cell wiring




The advantage of the PICOSTRAIN full bridge compared with the Wheatstone bridge is a higher resolution of approximately 0.6 bits (factor 1.5 higher).



3.3.3 Wheatstone Bridge

Figure 3.7: Connecting a Wheastone bridge



Unlike with PS081, the PS09 doesn't need an external analog switch to connect the with PS09 Wheatstone bridge. Here the integrated analog switch saves the external component now.

Note:

In Wheatstone mode the system looses 0.6 bit of resolution because of the reduced strain. Because of this, we recommend to use Wheatstone connection only in applications with long wires (> 1 m) and for first tests if you don't want to modify your load cell wiring.

The bridge setting is 1 (register 3, bridge[1:0] = 1).

The multiplication factors must have opposite sign, e.g. Mult_Hb1 = +1, Mult_Hb2 = -1.

To enable Wheatstone mode please set en_wheatstone to 1 (register 3, bit 21).

If the Wheatstone bridge has a gain compensation resistor (Rspan) the standard setting for TKGain is 0.75 (Configreg_08). The factor 0.75 doesn't modify the natural span compensation behavior of the load cell. In any case "mod_rspan" has to be set to 1 (Configreg_O1, Bit 6).


To avoid reflections in the Wheatstone bridge we recommend the use of ferrite cores. They are placed in the two lines which are connected directly to PSO9. Ordinary (SMD-)ferrite cores with a damping of 1000hm @ 100MHz with a low DC resistance (<0.10hm) can be used. As a consequence a lower offset drift and better EMI behavior can be expected.

Caution: Only Wheatstone bridges with one Rspan or without Rspan (uncompensated) can be used. PICOSTRAIN cannot work properly with Wheatstone bridges that have two Rspan.



3.3.4 Quattro Bridge (4 sensors)

Figure 3.8: Connecting a quattro bridge




In some cases four sensors are used. Then each half bridge is connected to one port. This is a typical connection e.g. for quattro body scales. The result of each half bridge can be read but also the overall result.

The bridge setting is 3 (register 3, bridge[1:0] = 3).

Each half bridge is assigned its own multiplication factor. This allows to trim the gain of the four load cells just by software. All multiplication factors should have positive sign, e.g. $Mult_{B0} = +1$, $Mult_{B0} = +1$, $Mult_{B0} = +1$, $Mult_{B0} = +1$.

2 Half Bridges separately

Figure 3.9: Connecting 2 separate half bridges





Note:

Normally, two half bridges are wired as full bridge (one result). Nevertheless, sometimes the result of the half bridge is of interest and the two half bridges shall be measured separately. In this case, the two half bridges can be connected in the quattro mode as shown in the picture above and so the results can be read separately. Connecting this way guarantees that the results are gain-compensated. The result of each half bridge can be calculated then as follows:

$$HB1 = (A-B) / 2$$
 and $HB2 = (C-D) / 2$.

The bridge setting is 3 (register 3, bridge[1:0] = 3).

All multiplication factors should have positive sign, e.g. $Mult_{b1} = +1$, $Mult_{b2} = +1$, $Mult_{b3} = +1$, $Mult_{b4} = +1$.

3.4 Capacitor, Cycle Time, Averaging

3.4.1 Load Capacitor (Cload)

The load capacitor is an important part of the circuit and has direct influence on the quality of the measurement and the temperature stability. Therefore, we recommend the following values and materials:

Cload can be calculated by = 0.7 x Rsg x Cload $\approx 90 \ \mu s - 150 \ \mu s$ Recommended materials:

COG* for highest accuracy

CFCAP good, but not as good as COG

X7R with some minor losses in temperature stability

Polyester with some minor losses in temperature stability

We do not recommend the use of ZOG capacitors!

- * COG capacitor up to 100nF are available by Murata GRM31 series
- * * Multi layer ceramic capacitor from Taiyo Yuden

Note:

COG capacitors are definitely the best choice for high end applications (e.g. 6000 divisions (or higher) legal-for-trade scales). CFCAP are also a good choice for high end scales and legal-for-trade scales. For consumer scales X7R are the first choice because of their low cost. But they introduce additional gain drift at lower temperatures (< +5 °C).


For consumer applications also a lot of other capacitors are well suited (e.g. Polyester).



3.4.2 Cycle Time (cytime)

The cycle time is the time interval between subsequent discharge time measurements. It covers the discharge time and the time to charge again Cload. Following figure illustrates this relation.

Figure 3.10: Cycle time



The discharge time is given by the value of the strain gage resistor and the given capacitor Cload. The recommended discharge time is in the range of 90 to 150 μ s (at 3.3V). The charge time has to be long enough to provide a full recharge of Cload and is typically 30% of the cycle time. If the cycle time is set too small (in the range of the discharge time or smaller) an overflow will occur.

The cycle time is set in register 2, cytime[13:4]. The cycle time is normally generated by the high speed clock and can be set in steps of 2 μ s. The only exception is the "Stretched Mode" (see chapter ,Modes' 3.5) where the cycle time is generated by the internal 10 kHz oscillator and therefore configurable in steps of 100 μ s.

Example:

cytime[13:4] = 80 à 80 x 2 μ s = 160 μ s cycle time in all modes except stretched mode cytime[13:4] = 10 à 10 x 100 μ s = 1 ms cycle time in stretched mode

The recommended minimum cycle time setting is 1.4 times the discharge time. E.g. 140 μ s if the discharge time is 100 μ s.

Clock source for Cycle Time

The cycle time is derived from the high speed clock which is a 4MHz ceramic resonator connected externally to PSO9.

NEW with PS09 Furthermore PS09 offers in contrast to PS081 the possibility to use an internal RC oscillator as alternative clock source. This spares the external ceramic resonator therefore. However, as this internal clock source is not as accurate as an external component, the resolution


decreases about 1.2 Bit. According to that the max. possible resolution is is limited to approx. 15.3 bit (3.3V, external comparator, 2Hz, median 5) when using the internal RC osciallator. For further details on how to use the internal RC oscillator please see chapter 4.1 Osciallators.



3.4.3 Cycle Time in Stretched Mode

In stretched mode the parameter cyclime has a special function. In this case, it does NOT define the time of discharging + charging, instead it defines the time between 2 discharging cycles in multiples of $100 \, \mu s$:

Figure 3.11: Cycle time in streched mode




There are several parameters to adjust in stretched mode. Please have a look at Stretched Mode settings in section 3.5.3.

3.4.4 Averaging (avrate)

The number of strain gages respectively half bridges connected defines how many discharging cycles are needed to make one complete ratio measurement:

Half bridge → 2 cycles
 Full bridge → 4 cycles
 Quattro bridge → 8 cycles

Figure 3.12: Discharge cycles for a complete measurement




Those numbers of cycles for each mode together define 1 sample (avrate=1). This is also the minimum needed for one complete ratio measurement.



3.4.5 Better resolution by averaging

In PSO9, the resolution can be increased by internal averaging. The sample size of the averaging is specified by parameter avrate in register 2. The standard deviation of the result will be improved by nearly the square root of the sample size. The following picture shows the correlation for a full bridge:





One sequence in this example is made of 4 samples, each made of 4 discharge cycles. So in total 1 measurement takes 16 discharge cycles.

Besides the discharging cycles given by the sample there are additional measurements like gain compensation or fake measurements for better stability. All those measurements together form in total then a measurement sequence. In other words, a sequence contains all measurements needed to get the final result. It also defines the total conversion time. For more details on conversion time please see the chapters ,Conversion Time' 3.5.5 and ,Modes' 3.5.

Of course, the sample size of averaging dominates the update rate. While the resolution is improved by a factor $1/\sqrt{\text{avrate}}$, the maximum update rate is reduced by the factor avrate.

sample size (avrate)
$$\nearrow$$
 \rightarrow Resolution \nearrow

 \rightarrow Max. update rate \checkmark

Also the lowest possible current consumption is influenced by the sample size. It grows by a factor avrate.

sample size (avrate) → Minimum current /

Recommendation: We strongly recommend not to use avrate = 1. In principle it works but the drift significantly increases and it can be used only for low end resolution applications. The recommended minimum sample size is avrate = 2. It is also not recommended to use odd numbers at lower avrate up to 50. E.g., do not use avrate = 7, use instead avrate = 8 or avrate = 6.

Important: At low avrates (<= 32) the factor ps_tdc1_adjust (Configreg_O3, Bit [9:4]) should be set to 2x avrate. Example: avrate = 8 -> set ps tdc1 adjust to 16



3.4.6 Resolution and Converter Precision

In this document the terms resolution and converter precision are often used in the same context, however, there is a difference in their meaning:

- Resolution: refers to the digital value which can be displayed (or resolved) within the chip. This is basically the HBO register in a 24-bit format, where the MSB is indicating a negative number (two's complement). Expressed in numbers the result can be shown from -8388608 (0x800001) to +8388607 (0x7FFFFF). One LSB has thereby the valency of 10nV/V (2mV/V divided by 200,000). Example: at 3V the valency of 1 LSB is 10nV/V x 3V = 30nV.
- Converter Precision (sometimes also referred to as "accuracy"): this is the accuracy given by the converter, normally defined by the standard deviation or RMS (root mean square) noise. The value of the precision is normally given in effective number of bits (ENOB). With PSO81 an RMS noise as low as 10nV at 3.3V can be achieved, or expressed in ENOB up to 19.5 Bits (related to 2mV/V). An overview of the converter precision at different update rates is given in several tables in section 2.4. However, a rough estimation can be done by the equations given in the following.

The base converter precision for a half bridge at avrate = 1 (only for calculation purposes, not recommended to be used) and a recommended discharge time of 90 to 150 μ s in fast settling mode and 2 mV/V excitation is:

With internal comparator: 13.3 Bit eff. With external bipolar comparator: 13.8 Bit eff.

At higher values of avrate[] the resolution is calculated as:

The Bridge-factor is: 2 for full bridges

4 for quattro bridges

$$ENOB = ENOB[AVRate = 1] + \frac{\ln(\sqrt{AVRate * Bridgefactor})}{\ln(2)}$$

Example 1:

avrate = 12, Quattro bridge, internal comparator

ENOB = $13.3 + \ln(\sqrt{12*4})/\ln(2) = 13.3 + 2.8 = 16.1$ Bit eff. = 70,000 effective divisions =

10,000 peak-peak divisions in fast settle mode (without SINC-filter).

Example 2:

avrate = 450, Full bridge, external comparator

ENOB = $13.8 + \ln (\sqrt{450*2})/\ln(2) = 13.8 + 4.9 = 18.7$ Bit eff. = 425,000 effective divisions =

70,000 peak-peak divisions in fast settle mode (without SINC-filter).



Example 3:

avrate = 100, Full bridge, external comparator, expressed in nV RMS

ENOB = $13.8 + \ln (\sqrt{100 \times 2}) / \ln(2) = 13.8 + 3.8 = 17.6$ Bit eff.

2^17.6 = 198,700 eff. divisions with a 2mV/V sensor operated at 3V

 $=> 3V \times 2mV/V = 6000\mu V$ divided by 198,700 = 30.2nV RMS

Please note: The effective number of bits (ENOB) in the equation are related to 2mV/V sensitivity of the sensor. If the sensitivity is different with your sensor, the result needs to be corrected by the reduction in sensitivity. E.g.: you calculate 18.7 bit with the equation, but your sensor has only 1mV/V instead of 2mV/V. Then this corresponds to a reduction by factor 2, which is -1 bit, so the ENOB is 17.7 bit in this case.

The effective resolution (ENOB) is also reduced when Wheatstone connection is used instead of PICOSTRAIN connection. The reason for that is the reduction of the strain by 1/3 because when discharging over 1 strain gage of the bridge the other 3 strain gages are in parallel and lower the extension/strain of the gage to measure. Expressed in ENOB the reduction is -0.6 bit.

3.5 Modes and Timings


The PSO9 has 3 basic operating modes as well as combinations of them. They are related to the sampling frequency and the active time of the 4 MHz oscillator. Therefore, the selection has influence on the stability of the result and the current consumption.

The basic modes are:

- Continuous Mode
- Single Conversion Mode
- Stretched Mode

3.5.1 Continuous Mode

Figure 3.14: Continuous mode




The chip is making continuously discharge time measurements. The oscillator is on all the time. This mode is the choice for applications targeting highest resolution. It is the standard mode for all applications that allow a current consumption $> 500 \, \mu A$.



3.5.2 Single Conversion Mode

Figure 3.15: Single conversion mode



The chip makes a complete measurement sequence and then goes to sleep mode. The oscillator is on only for the sequence. This mode offers the lowest current consumption and is best choice for body scales.


Pure Single Conversion Mode should be used only in mechanically stable systems like body scales, because it implies undersampling. The consequence of undersampling is that mechanical oscillations of the weighing system will end up in unstable data.

3.5.3 Stretched Mode

Streched Mode combines the advantage of a few measurements (to save current) and a reasonable distribution of these measurements for avoiding undersampling. Hence, the discharge cycles are stretched in a way that the total number is not increased but the distribution is improved.

3.5.3.1 Stretched Continuous Mode

Figure 3.16: Stretched continuous mode




Stretched Conitnuous Mode combines stretched mode and continuous mode. There are longer intervals between the discharge time measurements for the half bridges. The oscillator is activated only for each half bridge measurement.

This mode is used in applications that target high resolution at low current ($< 500 \,\mu\text{A}$). It also has a good frequency response (e.g. load cell vibrations) on the input signal. The response can easily be calculated by the Nyquist theorem. This mode together with a good software anti-vibration filter gives best vibration suppression at lowest current. This mode is recommended e.g. for battery driven solar kitchen scales.




3.5.3.2 Stretched Single Conversion Mode

Figure 3.17: Stretched single conversion mode



For mechanically sensitive weigh scales like kitchen scales the PSO9 provides the stretched mode combined with the single conversion mode. In this mode the two resistors of a half bridge are measured subsequently, but the next pair of discharge time measurements follows delayed. Therefore, the sample points of a single sequence can cover minimum a full period of the mechanical oscillation. Thanks to the integration of the samples within one sequence the result will normally be stable if the break is <30% of the time.



Again, the oscillator is switched on only for each discharge time measurement. But, as the oscillator needs some time to reach the full amplitude, the total active time of the oscillator is longer than for pure Single Conversion Mode. The current consumption in stretched single conversion mode is therefore a little bit increased compared to the single conversion mode.

3.5.4 Configuration of Modes

Four major parameters define the operation mode:

single_conversion: Selects between continuous operation and single separated measurements.

stretch: Selects between 4 MHz oscillator continuously running while measuring and

running the oscillator only for the duration of 1 or 2 discharge cycles (recom

mended 2 discharge cycles)

cycletime: Defines the time interval between single or pairs of discharge cycles. It is

based on the 4 MHz clock or in stretched mode on the 10 kHz clock.

avrate: Sample size of averaging. Defines the number of complete ratio measure

ments that make a single measurement sequence (internal averaging).



3.5.4.1 single conversion / continuous

Configuration: Register 2, Bit 2: single_conversion

single_conversion = 0 Selects continuous mode. In this mode the PSØ81 is continuously

measuring. The 4 MHz oscillator is on continuously. This takes about

130 µA @ 3.0 V.

single_conversion = 1 Selects single conversion mode. In this mode the PSØ81 makes one

complete measurement and then switches off the 4 MHz oscillator for

the duration of the single conversion counter.

3.5.4.2 stretch

Configuration: Register 3, Bits 12, 13: stretch

stretch = 0 off

stretch = 1 The 4 MHz oscillator is on only for the duration of a single discharge

time measu rement. The cycle time (time between subsequent discharge time mea-

surements) is calculated on the basis of the 10 kHz oscillator.

- not recommended -

stretch = 2 or 3 The 4 MHz oscillator is on only for the duration of a single half bridge

measurement (two discharge time measurements). The cycle time (time between subsequent half bridge time measurements) is calcula ted on the basis of the 10 kHz oscillator. The time interval between the two discharge time measurement for a halfbridge is 200 µs in case

stretch = 2 or 300 µs in case stretch = 3

3.5.4.3 Stretched Mode Settings

In stretched mode there are several parameters which configure the mode, these are:

stretch[13:12] in Configreg_O3

cytime[13:4] in Configreg_O2


sel_start_osz[19:17] in Configreg_O3

single_conversion [2] in Configreg_O2

tdc_conv_cnt[23:16] in Configreg_OO


Those parameters set the stretch mode. The following 2 pictures show how the parameters are applied, one showing the continious stretched the other the single conversion stretched mode.

Figure 3.19: Parameters in continuous stretched mode





The cyclime-parameter defines the time waited for the next discharging. By the parameter stretch, the time between 2 discharging cycles can be defined. The parameter sel_start_osz defines what time the oscillator is started before the discharging cycles are coming.



Basically in Single Conversion Stretched mode the parameters remain the same. But tdc_conv_cnt defines additionally the time between measurement sequences.

1 measurement 70% e.g. 140ms break 30% e.g. 60ms

3.5.5 Mode Selection Criteria

Table 3.1: Mode Selection criteria

Applications	Mod	le	Parameters	Description		
Highest resolution with no current limitation Standard mode for all applications with > 500 µA current capability	/ Continuous	Continuous mode	stretch = 0 single_conversion = 0	Continuously measuring, 4 MHz oscillator on all the time		
High resolution but lower current	Stretched ,	Stretched continuous mode	single_conversion = 0 stretch = 2 or 3 cycle time = cytime*100µs	Continuously measuring. 4 MHz oscillator on only during the discharge time measurement.		
Lowest current consumption Mechanically stable applications like pressure sensors	conversion	Single conversion mode	single_conversion = 1 stretch = 0	option with lowest current consumption, undersampling -> no suppression of mecha- nical vibrations		
High resolution but low current, e.g. battery driven legal-for-trade scales with 3000 divisions	/ Single	Stretched mode	single_conversion = 0 stretch = 2 cycle time = cytime*100µs	option with low cur- rent consumption and oversampling for sup- pression of mechanical vibrations.		
High resolution but lowest current, e.g. solar scales		Stretched single conversion mode	single_conversion = 1 stretch = 2 or 3 cycle time = cytime*100µs	option with very low current consumption and oversampling for suppression of mecha- nical vibrations.		



3.5.6 Conversion Time / Measuring Rate (Continuous Mode)

The time for one complete measurement can be calculated by means of following formula:

Tconversion = CycleTime*(2*avrate * Bridge-factor + 6 +MFake*2 + 1)

Mfake = #Fake measurements, Temperature measurement on

Mfake-Register	#Fake Measurements
0	0
1	2
2	4
3	16

Example1: Cycle time = $110 \mu s$

AVRate =12
Quattro bridge
Mfake = 1

To onversion = 110 μ s*(2*12*4 + 6 + 2 + 1) = 11.55 ms

The maximum measuring rate is 86.6 Hz

Example2: Cycle time = $110 \mu s$

AVRate = 450 Full bridge Mfake = 2

Tourision = 110 $\mu s*(2*450*2+6+4+1)$ =199.21 ms

The maximum measuring rate is 5.02 Hz

3.5.7 Conversion Time / Measuring Rate (Single Conversion Mode)

If PSØ9 is configured to run in Single Conversion Mode (Bit 4 in configreg_O2), the measuring rate is defined by the value in tdc_conv_cnt[23:16] in configreg_O0. This value corresponds directly to the conversion time (multiplied by 6.4ms).

Example:

```
configreg_O0: 0x158200 \rightarrow tdc_conv_cnt[23:16] = 0x15 = 21 decimal
\rightarrow 21 \times 6.4 ms = 0.1344 ms
\rightarrow measuring rate = 1 / 0.1344 ms = 7.44 Hz
```

Note:

In case you use single conversion the time needed for one complete measurement should fit into the time slot given through the conversion counter (tdc_conv_cnt).




3.5.8 Comparator

The end of the discharge cycle is triggered by a comparator. PSØ9 offers an internal low noise comparator. Alternatively, an external comparator might be used for highest performance.

3.5.8.1 Internal Comparator

The internal comparator is selected by setting Configreg_12, sel_compint = 1. By means of the internal comparator it is possible to get about 50,000 divisions peak-peak at 2 mV/V, 5 Hz update rate and MEDIAN 5 software filter.

Figure 3.21: Internal comparator




NEW Please note: To test the internal comparator whilst the external comparator is populawith PS09 ted on the board you just need to remove the transistors. Then, by switching the comparator control bit (Configreg_12, sel_compint) to internal enables you to run the measurement with internal comparator.

3.5.8.2 External Comparator

The precision of the measurement can be improved by using an external bipolar comparator. With an external bipolar comparator it is possible to get up to 150k divisions at 5Hz update rate.







Recommendations:

Low-noise PNP transistors like 2N5087 / CMKT5087 or BC859 should be used. 5 transistors in parallel should be connected at the LOAD side. It is not necessary to have matched transistors. Use a COG-type capacitor for the low-pass filter capacitance.

Capacitors at CCOMP and RCOMP (both external and internal)

The capacitors at CCOMP and RCOMP are important for the low noise figure. For best performance we recommend 33 μF for CCOMP (ordinary electrolytic capacitor) and 3.3 nF for RCOMP (preferably COG / NPO capacitor).

For cost reduction, smaller values for the two capacitors are possible, however noise will sligthly increase by using smaller values:

Possible values:

CCOMP: $> 1 \mu F$

RCOMP: lower than CCOMP electrolytic capacitor divided by 3000

Example:

CCOMP = 1 μ F \rightarrow RCOMP < 1 μ F/3000 \rightarrow 330 pF selected.

The noise will slightly increase by about 0.3 - 0.5 Bit.

When should an external comparator be used?

There are three reasons for the choice of an external comparator:

a) Very high resolution

The user is looking for the best possible resolution in his application, e.g. in counting scales, high end legal-for-trade scales.



b) Lowest current

The user is looking for the lowest possible current consumption in his application, e.g. in solar scales. Because of the lower noise, the AVRate can be reduced at a given resolution and therefore the operating current is reduced. With the bipolar comparator the operating current can be more than halved compared to the internal comparator.

3.5.8.3 Comparator Control

The comparator can be switched on for only the duration of the measurement for current saving reasons or continuously (con_comp[1:0]). Further, the working resistance of the internal comparator can be changed (sel_compr[1:0]).

We recommend the following settings:

```
CON_COMP = 'b10 \rightarrow on during measurement SEL_COMPR = 'b00 \rightarrow 6k resistor selected
```

If CON_COMP is set to 'b11 (on) the comparator needs approx. 130 μA @ 3.0 V of constant current.

3.5.8.4 Correction of Comparator Delay (Source of gain drift of PS09 itself)

The focus of the comparator performance is on ultra low noise brings in a non-neglectable delay to the measurement. This delay depends on temperature and results in a gain error which is too high for precise weigh scale applications. To compensate for this gain error a correction measurement is done to eleminate the time delay caused by the comparator.

NEW with PS09 PS081 had two external resistors to realize the gain correction measurement, but PS09 makes the correction by making additional measurements over the strain gage resistors themselves. In other words, there are no external resistors necessary anymore (exception: if you operate a single half bridge, the 2 compensation resistor are still needed. Contact the acam team in case you want to connect this).

To active the gain compensation set bit 15 in configreg_14 (en_gain).

The delay of the comparator mainly depends on some key components of the comparator circuit, mainly the capacitance of the low pass filter connected to the pin RCOMP (usually around 3.3nF,



COG) and the middle capacitor connected to the pin CCOMP (usually around 33uF, elco). As these values can be selected by the user and vary in value therefore there is another factor to adopt for these changes to make the gain correction work with different hardware settings. This factor is called MULT_PP (configreg_10, bit[7:0]) and usually set to 1.28 (=0xA3). If the capacitor values change, the MULT_PP factor needs to be adapted accordingly (higher capacitor values means higher mult_pp factor and vice versa).

At the correct value of Mult_PP the gain of the electronic is absolutely stable over a very wide temperature and voltage range. The temperature drift of the gain is <1ppm/K. The power supply rejection ratio (PSRR) is >130 dB.

Background: In a classical A/D converter application the temperature drift of the resistors of the operational amplifier have to match very exactly. A mismatch is seen as gain drift. In PSØ9 the physical reasons are totally different. PSØ9 has a TD-Converter with no preamplifier. The gain drift of the PSO9 electronics comes mainly from the delay time of the comparator. PSO9 can determine the delay time by means of additional measurements over the strain gage resistors. As the delay is affected by hardware settings (see previous description of the influence of the capacitors) there is a factor to correct for these variations, called Mult_PP. If this factor is not adjusted properly, the gain error can be up to approx. 8ppm/K, if set appropriately this can be reduced to approx. 1ppm/K. Of course the Mult_PP factor only needs to be determined once during the development phase and can then later be used for the whole series production. In the first instance it is recommended to use the default value of 1.28 for Mult_PP, this is the proper value for the hardware designs given by acam. A detailed description of how to determine the proper Mult_PP factor in case the hardware differs significantly from the acam recommended circuits is found in the application note ANO18.

3.5.9 Zero Drift of PS09 itself

Also the zero drift of the PSO9 originates from a reason other than the drift of an AD-Converter. The reason of the remaining zero drift of our PICOSTRAIN products are (chip internal and external) parasitic resistor paths that are not or not perfectly compensated.

Because of the nature of the remaining zero drift, the value of this drift depends (externally) mainly on the value of the strain gage resistor. The lower the strain gage resistor the higher is the remaining drift. E.g. with a 1 kOhm strain gage the zero drift is approximately 1/3 of the drift of a 350 Ohm strain gage with the same chip.

For best offset drift behavior we recommend the standard full bridge connection. The systematic offset drift in this mode is approx. 10nV/V/K and lies therefore in the 50% limit of OIML 10000.



In all PICOSTRAIN modes the sensor wire resistance is part of the zero drift. To minimize the drift please have a close look on the length of these wires to the load cell. The most critical part is normally the PCB, a few millimeters of missmatch can be well seen in the offset drift, because of this it is recommended to lay them out as symetrically as possible. The cable to the load cell is not as critical because the wires have a much bigger diameter.

A special case is the Wheatstone mode. In this mode nearly 100% of the remaining parasitic resistances are compensated because of the kind of the wiring and measurement. Therefore, in Wheatstone mode the zero drift of PSO9 is close to zero and can be improved to < 1 nV/V/K also if the wires are not matched.

For comparison:

- To comply with OIML 3000 specifications the zero drift of the complete scale must not exceed 133 nV/V/K
- To comply with OIML 10000 specifications the zero drift of the complete scale must not exceed 40 nV/V/K

Following table gives an overview of the typical offset drift of PSO9. To get an idea of the min./max. values multiply the typical values by the factor of 3. You get a good estimation over the distribution of a production lot (not a guarantee).

Typical drift in different modes:

Table 3.2: Typ. offest drift values in different operation modes

Mode	350 Ohm SG	1 kOhm SG	OIML 10000		
Fullbridge Standard *	±10 nV/V/K	±4 nV/V/K	±40 nV/V/K		
Wheatstone	<±1 nV/V/K	<<±1 nV/V/K	±40 nV/V/K		

^{*}with cross-matched traces on the PCB, i.e. symetrical connection of port lines on the PCB

3.5.10 Temperature Measurement

NEW PS09 has an integrated temperature measurement. For this measurement all needed with PS09 components are integrated so that no additional external circuitry is required. Basically it is another ratio measurement between the external strain gage resistors (relatively temperature stable) to an internal aluminium resistor in the chip (high sensitivity to temperature).

The temperature information can be used to correct the gain drift of uncompensated load cells. We call this rspan-by-temp compensation.

Background: To sense temperature basically the ratio of two resistors is used, where one resistor is sensitive to temperature meanwhile the other one is relatively stable over temperature. As very



stable sensors the strain gage resistors themselves are used with a typical gain drift of approx. <5ppm/K. The internal aluminium resistor has a TCR (Temperature Coefficient of Resistance) of approx. 3500ppm/K and therefore more than 700 times more sensitive than the strain gage resistors. Qualification measurements with PSO9 showed a very stable and linear temperature measurement with <0.1°C accuracy.

3.5.11 Temperature Compensation (whole system)

Nowadays the gain and offset drift of the electronics is typically much lower than the one of the sensor (e.g. load cell). The drift of the electronics is approx. 5-10 times lower than the one of the sensor. Therefore a temperature compensation for the whole system is required. PICOSTRAIN introduced here with its unique temperature compensation concept a way to compensate for the gain and offset drift of the whole system very effectively and without manual trimming of the sensor.

Bascially there are two ways to compensate the sensor/load cell, they are:

- 1. Using the gain compensation resistor of the load cell (Rspan)
- 2. Using the temperature information obtained by the internal temperature measurement

The temperature correction is based on an integrated algorithm inside the chip. This algorithm has to be fed by two factors to make the compensation, namely TK-Gain and TK-Offset (Configreg_8 and Configreg_9). To employ those factors and generally the use of the temperature compensation the bit mod_rspan (Configreg_01) needs to be set. The factors in detail:

Table	3.3.	Temperature	compensation	factors
Idbic	U.U.	remperature	Compensation	I a C L C I S

Paremeter	Terminal	Description
mod_rspan	Configreg_O1, bit 6	Set to "1" to enable temperature correction
rspan_by_temp	Configreg_O1, bit 8	O = internal measurement is not used → Rspan as temp. sensor 1 = activate and use internal temperature measurement for compensation
tk-gain*	Configreg_08, bit [23:0]	Gain compensation factor
tk-offset*	Configreg_09, bit [23:0]	Offset compensation factor

^{*} factors formerly named Mult_TKG and Mult_TkO

The most accurate compensation can be achieved by using the gain compensation resistor (Rspan) on the load cell.

Please see the next section for a detailed description of the compensation of the load cell's gain and offset drift.



3.5.12 Gain and Offset Drift Compensation of the Load Cell (TK-Gain* and TK-Offset*)


* formerly named Mult_TkG and Mult_TkO

Todays high end converters have a very good zero drift and gain drift bevavior. It is about 5 to 10 times better than for a good load cell itself. Today's challenge is an optimized complete system (scale) and not only a very good electronic. Therefore, with the PICOSTRAIN family acam has indroduced a method which is also able to correct the zero drift and the gain drift of the load cell by software without touching the load cell. This method works only if the load cell has just one compensation resistor (Rspan)1.

PSO9 can measure this compensation resistor and correct it by an algorithm in the processor, based on the correction factors TK-Gain for the gain drift and TK-Offset for the zero drift. This can be done after the production of the load cell is completed. It is no longer necessary to have a precise compensation resistor on the load cell nor to trim Rspan manually. A further advantage of this method is that it is no longer necessary to trim the load cell exactly to zero, no zero offset compensation resistors are needed (the zero offset is recognized by the chip internally!).

All these points together lead to a much simpler load cell circuit compared with the traditional approach:

Figure 3.23: Rspan-simplification with Rp



With this temperature compensation method the gain and offset drift behavior of the load cell can be improved by PSO9. This is a very comfortable method to improve the quality of the complete scale without modifying the load cell or the electronic. Using this method for example in a digital load cell, the production can be simplified at a higher quality level and lower cost.



Some examples how to use TK-Gain, TK-Offset:

- If the compensation resistor is matched to the sensor, but the bridge has an offset drift, this offset drift can be eliminated by software.
- If the gain error of the load cell is known (i.e. stable over production lot but wrong) it can be corrected directly by PSO9 without going into the temperature drift chamber.
- If a run in the temperature drift chamber is done, the correction factors for TK-Gain and TK-Offset can be determined very appropriate. In this case the compensation of the whole system can be improved significantly. With such a method of post correction after fabrication of the scale, the complete scale can be offset and gain adjusted comfortable to meet the requirements of high end scales (e.g. gain drift < 1 ppm/K and offset drift < 10 nV/K for the complete scale have been achieved as best performance).</p>

acam has written a special whitepaper (WPOO2) that explains in detail the many possibilities and the importance of this option. Furthermore it provides a step-by-step guidance how to make the temperature compensation by using TK-Gain and TK-Offset.

PSO9 can furthermore correct uncompensated load cells (cells without a gain compensation resistor Rspan). It therefore uses the temperature measurement information instead of the Rspan value. The adjustments are also done by means of the two factors TK-Gain and TK-Offset. However, the accuracy of this compensation will not be as good as the use of an Rspan compensation resistor. Improvements by a factor 6 to 8 (compared to the uncompensated load cell) can be expected. This is normally sufficient for making a simple temperature correction for commercial scales. For highend scales or legal for trade scales we recommend to use an ordinary Rspan in combination with the here described TK-Gain and TK-Offset method.

Please see foregoing chapter Temperature Compensation (whole system) to see how the activation of the temperature compensation and selecting the different available methods is done.


3.6.3 Annotations Rspan (gain compensation resistor)

PICOSTRAIN needs only one Rspan resistor. As the Common Mode Rejection Ratio (CMRR) of the PICOSTRAIN products is very good (>135dB) there is no need to use two Rspan resistors. Indeed, PICOSTRAIN can not handle bridge with two Rspan resistors.

So the easiest way of course is to use load cells which natively have only 1 Rspan resistor. Nevertheless if you have a load cell with two Rsoan resistor, it is easy to connect it in the correct way, as shown in figure 3.24.



Figure 3.24: Two Rspans in a row




A possible way to change a load cell with 2 Rspans is to switch them in series. This is possible if the connections of the Rspan resistors are available as illustrated in the following picture: you make any re-wiring proposed in the connection field of the load cell. This is true for the changes regarding Rspan as well as the change from Wheatstone-wiring to PICOSTRAIN-wiring (please see also chapter 3.3.2).

3.5.13 Nonlinearity of gain drift over temperature

Scope of this item: Only important for calibrated scales, e.g. according to OIML specification. Independent from the the PICOSTRAIN gain drift compensation there is always a nonlinearity over temperature coming from the load cell itself (mainly caused by material, glue, wiring, etc.). To compensate for that nonlinearity a resistor network, consisting of the Rspan and a paralleled adjustment resistor Rp (was called Rsadj in former picture) is used. The nonlinearity of the selected Rspan | | Rp combination behaves contrarily to the load cell's nonlinearity so that overall nonlinearity can be reduced by this measure. The following picture illustrates the effect:




Figure 3.24: Nonlinearity of gain drift



Meanwhile in a classical load cell the Rp or Radj is added manually, PSO9 offers the unique possibility of adding Rp virtually, i.e. by a register setting. In other words, a virtual resistor can be set by means of enabling it in the configuration and setting a register for the value. The following illustration shows the effect of the virtual Rp resistor, without being physically present:

Figure 3.25: Possible Rp





Not all load cells require this measure. First, because the load cell can show only a low nonlinearity so that Rp is not needed. Second, if the load cell does not need to match any specifications for legal for trade, some nonlinearity may be acceptable. However, if the nonlinearity cannot be neglected, Rp can be added and the overall nonlinearity reduced therefore. Good indicators to decide whether the nonlinearity is too high or not are:

- a) In the first run of determining TK-Gain (temperature compensation) you get a value < 0.8
- b) A temperature run with TK-Gain = 1.0 shows a gain drift > 100ppm/K
- c) The load cell formerly had a parallel resistor for nonlinearity compensation

To use the virtual parallel resistor, enable the bit en_tkpar in configreg_O1 (bit 11). By means of configreg_O7 you can then set the Rp – value in multiples of the Rspan value (from -8.0 to +7.999). E.g. if you have an Rspan value of 40Ω and the desired value for Rp is $320~\Omega$ then you would set Mult tkpar to 7.9999.

For the size of Rp it's best to take a value which is close to the formerly used one (if there was one). Otherwise, by means of the ordinary temperature compensation (TK-Gain and TK-Offset determination) a rough estimation of the Rp – value can be derived. The Excel-Sheet for calculation can be obtained from acam.

3.6 Post-processing

At the end of a measurement the converter does the post-processing of the measurement by means of ROM based routines. It stores the readily calibrated and scaled results in the result registers in the RAM. Afterwards, in case otp_usr_prg =1, the program in the OTP is started. Specialties of the post-processing are:

- The results of the four half-bridges have independent multiplication factors. This offers the possibility to do a software correction for off-center weights in quattro applications.
- The strain sensors and the span compensation resistor are separated. The gain compensation resistor can therefore be adjusted by software. Also the temperature measurement can be used instead of the span compensation resistor. By this method it is possible to make high-quality load cells out of standard load cells just by software.
- With PICOSTRAIN the offset is not affected by the span compensation. The offset can be corrected by software.

The corrected result may be further multiplied by correction factors depending on the battery voltage. This supports power supply rejection and allows an operation directly from a battery without regulation.



Figure 3.26 Post-processing

A simple example program (extract) to display the results could be:

```
224+20
ramadr
                         ; HBO result, 224 base address for results
move
         x,r
                         ;Load x-Accu with the result
         y , 2
                        ;Load y-Accu with the comma position
move
                         ;Convert into 7-segment display using a
jsub
         no21cd
                   ; subroutine (see software library)
jsub
         send2display
                        ; Send the new value to display to the LCD
                   ;controller
                         ;Clear the watchdog
clrwdt
stop
                         ;Stop the µC
```

Mult_Hb1 HB1 Mult_Hb2 TkO HB2 HB0 НВ0 НВ0 final Mult_Hb3 result НВ3 Mult_Hb4 mult_en_pp=1 HB4 mod_rspan=1 TkG mult_en_pp=1 Mult_PP Ш Rcomp' Rcomp mult_en_ub=1 en_tkpar=1 MultUb rspan_by_temp=1 Temp Rsg

3.6.1 Off-center Correction for Quattro Scales

Some scales – for example body scales – have four load cells, usually a half bridge sensor. The indicated weight might vary with the position on the platform in case the load cells do not all have exactly the same sensitivity. PSØ9 allows to correct the gain of the half bridges just by software without trimming or adding an additional trim circuit. Each half bridge result is assigned its own multiplication factor (MULT_HB1 to MULT_HB4). By simply doing four measurements it is possible to calculate the multiplication factors for the correction. Therefore a nominal load has to be put on each corner of the scale. The multiplication factor is then deri-

Tkpar



ved from calculating the ratio between measured weight / expected or nominal weight. The factor is stored as a 24-bit value in the registers Configreg_04, 05, 06 and 07.

3.6.2 Mult_UB - Power Supply Rejection

PSO9 measures frequently the supply voltage. The measured voltage can be used to correct the dependency of the gain from the voltage. It is switched on by configuration bit mult_en_ub = 1. Factor mult_ub[7:0] defines the control ratio of the voltage measurement. The control ratio is generally very low. The result of the strain measurement will be corrected according to

HB = HB/(1 + UB*[-128 ... 127] / 221).

The standard setting for Mult_UB is OxF7.







Table of Contents

Page

4	Peripheral Components & Special Settings	4-2
4.1	Oscillators	4-2
4.2	Communication Modes (SPI, IIC, Stand-Alone)	4-3
4.3	Multiple Input/Output pins (Mult_IO)	4-4
4.3.	1 Configuration	4-4
4.3.2	2 I/O Port definition	4-5
4.3.3	3 Multi-input keys	4-6
4.4	Capacitive Switches (Inputs)	4-8
4.4.	1 Threshold Adaption	4-9
4.4.2	2 Configuration	4-9
4.5	SPI-Interface	4-10
4.5.	1 Interfacing	4-10
4.5.2	2 SPI Timing	4-12
4.5.3	3 SPI - Instructions	4-13
4.6	I2C Interface	4-19
4.6.	1 I2C Timing	4-20
4.6.2	2 I2C Instructions	4-21
4.7	UART	4-24
4.7.	1 Features of the UART	4-24
4.7.2	2 UART Modes	4-25
4.7.4	4 Configuration of the UART	4-26
4.8	Driving an External LCD Controller	4-29
4.9	Power Supply	4-32
4.9.		
49:	2 Voltage Measurement	4.34



4 Peripheral Components & Special Settings

4.1 Oscillators

The PSØ9 has an internal low-current 10 kHz oscillator which is used for basic timer functions and for the definition of the cycle time in stretched modes and measuring range 1. This oscillator is always on and running continuously.

Further, the PSO9 has an oscillator driver for an external 4 MHz ceramic resonator. This one is used for the time measurement and for the definition of the cycle time in non-stretched modes. It needs about 130 μ A @ 3.0 V. This oscillator is configured as follows:

Configuration: Configreg_3, Bits 17 to 19: sel_start_osz

- O = Switch off oscillator
- 1 = oscillator continuously on
- 2 = Measurement started with 100 µs delay after switching on the oscillator
- 3 = Measurement started with 200 µs delay after switching on the oscillator
- 4 = Measurement started with 300 μs delay after switching on the oscillator
- 5 = Measurement started with 400 μs delay after switching on the oscillator
- 6 & 7 are not connected

This oscillator can be switched on continuously or only for the duration of the measurement, including some lead time to reach the full oscillation amplitude (sel_start_osz [2:0]). The startup time for the 4MHz oscillator is about 50 µs to 100 µs and slightly depends on the supply voltage.

Optionally in PSO9, there is a possibility to use a built in high quality RC oscillator of 4MHz instead of the ceramic resonator. This RC oscillator needs about 1.2 mA@ 3.0 V for operation. This oscillator is selected by setting the sel_rc1 bit in Configreg_13 to 1. The power supply of 3V needed for this RC oscillator must be made available by setting the connect_vcc_rosc - bit in Configreg_00.

There is a third option to use a built in RC oscillator of lower quality than the one mentioned above, but with a significantly lower operating current. However, when this clock is used, the measurement is noisy. Hence this is recommended only for scan mode in applications. This oscillator is selected by setting the sel_rc2 bit in Configreg_13 to 1. This clock source needs an external connection of an RC circuit and it is available only with the die version of PSO9.

Auto-calibration:

The internal 10 kHz oscillator may be automatically calibrated by means of the 4 MHz oscillator. The frequency of the 10 kHz oscillator varies with temperature and voltage. The frequency of the 10kHz clock can be trimmed. This would impact the update rate and sampling rate as the 10 kHz is the



basis for the TDC conversion counter and in stretched mode also the cycle time. It is recommend to use the auto-calibration option setting auto 10k = 1.

Configuration: Configreg_2, Bit 3: auto10k

Note:

Auto-calibration should not be used in stretched single conversion modes

Layout Considerations:

The oscillator should be placed close to the PSØ9. The area around the oscillator should be flooded by a ground plane. The SPI or IIC wires should not cross the oscillator lines.

LCD Clock source:

To support an external LCD driver like the HT1621, the PS09 offers a possibility to generate a clock signal that is based on the 10 kHz oscillator. See section 4.8 "Driving an External LCD Controller" for more details.

4.2 Communication Modes (SPI, IIC, Stand-Alone)

NEW Unlike PS081 with only 1 communication interface (SPI), PS09 has another serial interwith PS09 face which is IIC. Therefore, instead of SPI_ENA there is the MODE pin (21 QFN40, 17 QFN32) to select the interfaces. The modes are as follows:

Table 4.1: PSO9 Communication Modes

Communication Mode	Description
MODE = 1	Front end mode with IIC interface active
MODE = 0	Front end mode with SPI interface active
MODE = HiZ (n/c)	PSO9 Stand-alone mode

For further details on the interfaces please see the dedicated section (SPI and IIC interface). In case the PSO9 is operated in stand-alone mode, the Mult_IO pins can be used as general purpose input/output pins either for general input/output tasks like a button / switch or also to connect capacitive switches. Changing the status at the MODE pin needs approx. 10ms to become active.



4.3 Multiple Input/Output pins (Mult_IO)

PSO9 has eight I/O pins:

O - DO_IOO	Serial data-out in SPI mode / Bidirectional Data line in IIC mode/
	Multipurpose IO
1 - DI_IO1	Serial data-in in SPI mode / Multipurpose IO
2 - CLK_IO2	Serial clock / Multipurpose IO
3 - MULT_I03_C1	Multipurpose IO / Capacitive sensor 1 / Interrupt
4 - MULT_I04_C2	Multipurpose IO / Capacitive sensor 2 / Interrupt
5 - MULT_I05_C3	Multipurpose IO / Capacitive sensor 3
6 - MULT_I06_C4	Multipurpose IO / Capacitive sensor 4
7 - MULT_IO7_CREF	Multipurpose IO / Reference Capacitive sensor

- The pins can be programmed as inputs or outputs with pull-up or pull-down resistors in case the chip is in stand-alone mode (MODE pin = unconnected).
- Using the pins MULT_I05_C3, MULT_I06_C4 and MULT_I07_CREF as inputs, up to 24 multi input keys externally to the PSO9 can be realized
- Using the pins MULT_IO3_C1, MULT_IO4_C2, MULT_IO5_C3, MULT_IO6_C4 and MULT_IO7_CREF as inputs, up to 4 capacitive sensor keys can be connected (see next section)
- MULT_IO3_C1 and MULT_IO4_C2 pins can be used as interrupt pins, either for generating interrupt from the PSO9 on completion of every measurement or for generating an external interrupt to the processor of the PSO9.

Note: The terms MULT_IO and GPIO are used in this documentation interchangeably!

4.3.1 Configuration

D0_I00	Configreg_11, bit [1:0]	io_en_O_sdo
DI_I01	Configreg_11, bit [3:2]	io_en_1_sdi
CLK_IO2	Configreg_11, bit [5:4]	io_en_2_sck
MULT_I03_C1	Configreg_11, bit [7:6]	io_en_3_mio
MULT_IO4_C2	Configreg_11, bit [9:8]	io_en_4_mio
MULT_I05_C3	Configreg_11, bit [11:10]	io_en_5_mio
MULT_I06_C4	Configreg_11, bit [13:12]	io_en_6_mio
MULT_IO7_CREF	Configreg_11, bit [15:14]	io_en_7_mio



4.3.2 I/O Port definition

In standalone mode (no use of SPI or IIC communication interface) all eight I/O pins are multiple purpose I/Os. They can be configured as input or outputs via enable bit pair in configuration register 11 The appropriate bit pair of each port can be configured as follows:

00 = output

O1 = input with pull-up

10 = input with pull-down

11 = input

NEW Control of the Multiple I/O Pins and access to their current state is provided by I/O stawith PS09 tus register located on RAM address 253. For compatibility reasons the RAM addresses used to access the status- and result registers are equivalent to that of PS081, but with an offset address of 224. In PS081 the results are located at address 16 to 31, in PS09 they are in address 240 to 255 (224+16 to 224+31)

4.3.2.1 I/Os as Inputs

If the I/O pins are configured as inputs, the digital input buffers have to be explicitly enabled by setting the respective "io_en_digital" bit combination in Configreg_11 to "O1". The status for each of the eight I/O pins can be read from I/O status register in RAM address 224+29, bit 23-16. Rising edge and falling edge occurrence on the 8 Multipurpose I/O pins is also indicated in the I/O status register and provided in bit 15 to O.

Table 4.1: Bit content of the I/O status register on RAM address 253

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Status_I07	Status_IO6	Status_IO5	Status_IO4	Status_IO3	Status_I02	Status_IO1	Status_IOO	Rise_edge_I07	Rise_edge _I06	Rise_edge _I05	Rise_edge _I04	Rise_edge _IO3	Rise_edge _I02	Rise_edge _I01	Rise_edge _I00	Fall_edge_IO7	Fall_edge _I06	Fall_edge _IO5	Fall_edge _I04	Fall_edge _IO3	Fall_edge _IO2	Fall_edge _IO1	Fall_edge _IOO

Note: The status of the above register is updated after every measurement completion and during the active phase of the sleep mode.

4.3.2.2 I/Os as Output

When the I/Os are configured as output pins (in Configreg_11), the outputs are set in the Configreg_00 as follows. Whatever is written to the bit is available on the respective I/O pin.



Table 4.2: Multipurpose I/O-configuration bits in Configreg_OO

	15	14	13	12	11	10	9	8	
	MULT_IO7_ CREF	MULT_IO6_ C4	MULT_IO5_ C3	MULT_IO4_ C2	MULT_IO3_ C1	CLK_IO2	DI_I01	DO_IOO	

4.3.3 Multi-input keys

On each of the pins MULT_IO3_C1, MULT_IO4_C2 and MULT_IO6_C4, up to 8 keys can be connected, thus enabling a maximum of 24 Multi-input keys to be possibly connected by only using 3 I/O pins.

Each of the Multi Input ports can be individually enabled / disabled using the mi_enable bits of Configreg_13. The bit 11 corresponds to the enable/disable of Port MULT_IO3_C1, bit 12 corresponds to Port MULT_IO4_C2 and bit 13 corresponds to Port MULT_IO6_C4.

Every key is connected to VCC or GND using a resistor. To connect a key to a Multi Input port, the respective I/O pin must be first configured as an input port, as shown in the port definition above. Additionally in order to avoid cross currents due to intermediate voltage levels that occur across the switch, the digital input buffers to the chip must be explicitly disabled by setting the respective io_en_ digital bit in Configreg_11 to O. E.g. to connect the keys to MULT_IO3_C1 pin, then, io_en_digital[3] bit in Configreg_11, Bit 19, must be O. The values of the resistors to be used are prescribed but are tolerant in a wide range.

The frequency at which the keys are sampled at the MULTI_IN ports is set by controlling bits mi_up-daterate and mi_sel_clk5k in Configreg_13. The basic clock frequency for sampling the multi-input keys connected to the ports is set to 5 kHz or 10 kHz, by using the mi_sel_clk5k bit. This basic frequency is divided further in the chip depending on the settings of the mi_updaterate bits and thus the final sampling frequency for the keys is generated. The following table shows how the scanning frequency is selected by configuration.

Table 4.3 Configuration of the Multi input keys samole frequency


mi_sel_clk5khz	mi_updaterate[2:0] in Configreg_13	Scanning frequency for the Multi-input keys		
O -> Basic fre-	0	12.5 Hz		
quency = 10kHz	1	25 Hz		
	2	50 Hz		
	3	100 Hz		
1 -> Basic fre-	0	6.25 Hz		
quency = 5kHz	1	12.5 Hz		
	2	25 Hz		
	3	50 Hz.		



4.3.3.1 Connecting the multi input keys

For a set of 8 keys, 8 resistors are required in total – 2×4.7 kOhm, 2×39 kOhm, 2×150 kOhm and 2×620 kOhm. The following figure shows how the keys can be connected by connecting the 8 resistors to either VCC or GND. The keys are labeled as S1-S8 for the MULT_IO3_C1 port, S9-S16 for the MULT_IO4_C2 port and S17-S24 for the MULT_IO6_C4 port.

Figure 4.1 Connecting the multi input keys



When a key is pressed, the external resistor at the key is connected in parallel with an internal circuit. The internal circuit can evaluate by comparison what the external resistor value is, and if the resistor is connected to VCC or GND. Thus the PSO9 can detect if the key is pressed or not. The evaluating circuit is constructed in such a way that simultaneously pressed keys are identified and stored correctly in the status register.

4.3.3.2 Reading the key status

The status of the up to 24 possible multi input keys can be read from Multi Input Status register on-RAM address 224+28. Bits 0 to 23 of this register represent the status of the keys S1-S24 respectively. The status of the keys is updated after every measurement completion.

Table 4.4 Current status of the up 24 multi input keys RAM address 224 + 28)

Bit 23	 Bit 1	Bit O
Key_Status_S24	Key_Status_S2	Key_Status_S1



The occurrence of a falling edge on the 24 Multi input keys is indicated in the 24 bits of RAM address 224+26.

Table 4.5 Falling edge Status register for the up to 24 muli keys, located on RAM address 224+26

Bit 23	Bit 1	Bit O
Fall_edge _S24	Fall_edge _S2	Fall_edge_S1

The occurrence of a rising edge on the 24 possible Multi input keys is indicated by the respective bit of RAM address 224+27.

Table 4.6 Rising edge Status register for the up to 24 muli keys, located on RAM address 224+27


Bit 23	Bit 1	Bit 0
Rise_edge_S24	 Rise_edge_S2	Rise_edge_S1

4.4 Capacitive Switches (Inputs)

NEW The PSO9 offers the possibility to connect up to 4 capacitive switches. For this purpowith PSO9 se up to 4 capacitors are connected to the multiple purpose pins 3 to 6 (MULT_IO3 to MULT_IO6) and a reference capacitor at MULT_IO7. The advantage is the very low current consumption of approx. 1µA at a high scanning frequency of the switches (39Hz or 78Hz).

The capacitance switch can be easily realized by forming one electrode of a capacitor on the PCB, where the other electrode is indirectly given by the environment. Then, any change in the ambient capacitance can be sensed, e.g. a finger is tapping on or approximating to the electrode on the PCB. The following picture illustrates the principle:

Figure 4.2: Principle of capacitive swwitching



Background: For the sensing of the capacitors the internal measurement core of the PSO9 is used. Similar to the strain gage measurement, where the resistors are discharged over one common capacitor (Cload), with the capacitive switches two capacitors are discharged over one common (internal)




resistor and the ratio is calculated. If one of the capacitors changes, the ratio changes too and by defining a threshold a capacitive switch can be realized.

4.4.1 Threshold Adaption

The threshold is a key parameter to configure the capacitive switches, as with this threshold it is decided when the capacitive switch is pressed or not. Basically there are two ways to set this threshold, absolute or relative. In the absolute method there is a fixed threshold defined and the ratio measurement compared to it (cport_adapt = 0). The other method is an adaptive one, where slight changes in the ratio are automatically tracked and adapted, so that the threshold is not applied absolutely but relative to this adapted equilibrium ratio (cport_adapt = 1).

Figure 4.3 Threshold adaption of the capacitive switches



4.4.2 Configuration

To configure the capacitive switches there is the configuration register 15 (Configreg_15). Depending on the previously described difference of an adaptive / non-adaptive threshold, the configuration register changes. Thus you will find two sets of settings in the configuration register description. The most important parameters are:

Table 4.7 Configuration parameters for capacitive switches

Parameter	Description		
Cport_adapt	Defines whether the ratio shall adapted automatically or not		
Cport_update			
Cport_r	Selects the size of the internal discharging resistor (25k, 50k, 100k or 200k)		
Cport_en	Enables the capacitance switches bitwise (1 to 4)		
Cport_thres	Sets the threshold when a "1" shall be signaled		
Cport_adapt_speed	Selects the speed of the adaption (if cport_adapt = 1)		

To use the capacitive switches the Mult_IO3_C1, Mult_IO4_C2, Mult_IO5_C3, Mult_IO6_C4 must be configured as input (Configreg_11). It is furthermore recommended to disable the input buffers of the digital I/Os when capacitive switches are used, thus to set io_en_digital[7:O] to O (Configreg_11).



Note: The use of capacitive switches and the UART in parallel is not supported. They can be used only mutually exclusively.

The reference capacitor is connected at Mult_IO7_Cref and should be approximately in the range of the other capacitors. A good value to start is 10pF.

Status

Once a threshold is defined, the PSO9 compares the actual ratio of the capacitor in question to the reference capacitor and indicates whether the threshold was crossed or not. This is done by giving a status in the status register at RAM address 84. The relevant bits are illustrated as follows:

Table 4.8 Reading the Current ststis of thje caoacitive switched in RAM address 84

23		11	10	9	8	 0
		Stat	us			
		Mult_106_C4	Mult_105_C3	Mult_IO4_C2	Mult_103_C1	

4.5 SPI-Interface

4.5.1 Interfacing

The SPI interface is used to write the configuration and the program to the OTP (or respectively EEPROM for development purposes, see Ch. 6, Section XX). Furthermore there is a User EEPROM space to store calibration data which can also be addressed by the SPI interface.

Alternatively, the PSO9 can be purely operated as converter chip by means of an external microcontroller.

The following illustrations show the several operational modes which are possible with PSO9, thereby, the SPI interface has different functionality in each mode:

STAND ALONE


The configuration data and the program are stored in the OTP. The SPI interface is only needed once to program the OTP but has no function further on.

SPI_ENA is O by pull-down, e.g. 100k. When the SPI interface is not use, the pins of the SPI interface can be used as I/O ports.

Configreg_O1: otp_pwr_cfg = 1 Configreg_O1: otp_pwr_prg = 1 Configreg_O1: otp_usr_prg = 1



Figure 4.4: Stabd alone mode




FRONT END (CONVERTER) MODE

The SPI interface is used for communication between a master (microcontroller) and the slave (PSO9). The OTP is not written in this case, the configuration of PSO9 is directly written to the RAM. Also the results are read from the RAM by the microcontroller.

SPI_ENA is 1 to activate the SPI interface for communication.

Configreg_O1: otp_pwr_cfg = O
Configreg_O1: otp_pwr_prg = O
Configreg_O1: otp_usr_prg = O


Figure 4.5: Frond end (Converter) Mode



MIXED MODE

This mode combines the previous two modes by having a SPI communication between an external microcontroller and PSO9, but also running a program in PSO9. This is the case where some preprocessing is to be performed in PSO9 before reading out the values by the external microcontroller. SPI ENA is 1 to activate the SPI interface for communication.

Figure 4.6: Mixed Mode





Configreg_O1: otp_pwr_cfg = O (config in RAM)

Configreg_O1: otp_pwr_prg = 1 Configreg_O1: otp_usr_prg = 1

Building applications with multiple slaves (PSO9) is also feasible, the selection of the individual chip is then done by SPI_CSN. Generally, before sending an opcode please send a positive pulse on the SPI CSN line (to reset the interface).

4.5.2 SPI Timing

The following timing parameters describe the pure front end mode. This is the timing between an external microcontroller (μ C) and the PSO9. PSO9 thereby supports only 1 mode out of 4 possible ones:

SPI Mode:

Clock Phase Bit = 1

Clock Polarity Bit = O

Data transfer with the falling edge of the clock, clock starts from low.

Figure 4.7 SPI timing




Table 4.7 SPI timing parameters

Time:	Description:	tmin [ns]
tpwssn	Pulse width SSN	500
tsussn	Setup time SSN / SCK	500
tpwh	Pulse width SCK high	500
tpwl	Pulse width SCK low	500
tsud	Setup time data	30
thd	Hold time data	30

tpwh and tpwl together define the clock frequency of the SPI interface. Consequently, 1μ s corresponds to a clock rate of 1 MHz to run the SPI transmission. After sending a reset through the SPI, it is necessary to wait for 200 μ s before sending the next opcode. If auto-configuration is on, it is necessary to wait for 1 ms. After writing to the RAM via SPI it is necessary to wait for 10 μ s.



N E W The SPI interface of the PSO9 is activated by setting the mode pin (21 QFN40, 17 with PSO9 QFN32) to O. This selection replaces the former SPI_ENA signal which was used with


PSO81. Please note, that after a change in the mode pin (e.g. from 1 to 0) it takes about 10ms for the SPI interface to become active.

4.5.3 SPI - Instructions

4.5.3.1 Single byte opcodes & RAM access

Power reset	= b111110000	= hFO	
Init reset	= b11000000	= hCO	
Start_new_cycle	= b11001100	= hCC	(continuous)
Start_TDC_cycle	=b11001110	= hCE	(single conversion)
Watch_dog_off	= b10011110	= h9E	
Watch_dog_on	= b10011111	= h9F	

Figure 4.8 Single Byte Opcode transmission




RAM Access

RAM Write = b00000000 = h00RAM Read = b01000000 = h40

RAM Read Access

Figure 4.9 RAM read access





RAM Write Access

Figure 4.10 RAM write access



4.5.3.2 User EEPROM Access

EEprom_read	= b10100000 = hA0	(read single word)
EEprom_write	= b10100001 = hA1	(write single word)
EEprom_erase	= b10100010 = hA2	(erase single word)
EEprom_berase	= b10100100 = hA4	(erase whole block)

Single byte opcodes

 EEprom_bgap_off
 = b10000110 = h86

 EEprom_bgap_on
 = b10000111 = h87

 EEprom_enable_off
 = b10010000 = h90

 EEprom_enable_on
 = b10010001 = h91

Note: It is necessary to switch on the bandgap and to enable the access before writing to or reading from the User EEPROM (send EEprom_bgap_on and EEprom_enable_on). The User EEPROM is accessed byte-wise, where the block address is always O and the address ranges from O to 127.

Figure 4.11: User EEPROM Write Access







Figure 4.12: User EEPROM Read Access



4.5.3.3 OTP / external EEPROM Access:

Otp_read =b10100110 = ,hA6
Otp_write =b10100111 = ,hA7

Single byte opcodes


 Otp_enable_off
 =b10101000 = ,hA8

 Otp_enable_on
 =b10101001 = ,hA9

 Otp_prog_ena_off
 =b10101100 = ,hAC

 Otp_prog_ena_on
 =b10101101 = ,hAD


Note: To program the OTP it is necessary to switch on the OTP enable and the program enable (Otp_enable_on and Otp_prog_ena_on). To access the OTP or the external EEPROM alternatively please see also Chapter 6, section 6.2 Memory Organization.



The write access can be for a single byte only or for a number of bytes written sequentially one after each other (incremental write). For the latter, the internal programming time of approx. 30µs needs to be waited and then the next write sequence is initiated by toggling CSN.







External EEPROM Access (Engineering Version)

Ext_EEPROM_read =b01010000 = ,h50 (read single byte from external EEPROM)

Ext_EEPROM_write =b01010010 = ,h52 (write single byte to external EEPROM)

Ext_EEPROM_ena_and_opcode =b01010011 = ,h53 (sets pin 31, EE_CSN to 0 à enables


EEPROM access and prepares EEPROM for the next opcode to receive)

Single byte opcodes

Ext_EEPROM_disable =b0101010x = ,h54 (sets pin 31, EE_CSN to 1 → disables EEPROM access)

An external EEPROM can be connected to the engineering version of PSO9 (QFN4O or Die). This is for developing the program which will then later be stored in the OTP. There are read/write opcodes available to access this external EEPROM by passing it through PSO9. The opcodes <u>for the EEPROM itself</u> can vary according to different manufacturers of the external EEPROM. The following graphic illustrates the dependency:

Figure 4.15: Connecting an external EEPROM




In this (simplified) example the opcode "0x53" for PS09 signals that an access to the external EE-PROM shall be performed. Then, the write opcode for the EEPROM (here "0x02", dependent on the EEPROM used) is sent to the external EEPROM along with the data.

Please note: The illustrations in this data sheet relate to an EEPROM from Microchip M25AA64OA. Although the basic access is illustrated, the developer normally doesn't need to implement the access manually, as this is already implemented in the PicoProg programmer. In other words, for working with an external EEPROM, the PicoProg should be used for programming it.




Figure 4.16 Enable External EEPROM



The ENA opcode (Ext_EEPROM_ena_and_opcode) is used to prepare PSO9 a control byte to the external EEPROM. The bytes "EE Write Enable, OxO6" or "EE Write, OxO2" are the instructions for a specific EEPROM type, here M25AA64OA from Microchip was used.

Figure 4.17: External EEPROM Write Access



Program flow for Front-End Mode

Program start: Power Reset (OxFO)

Watchdog off (Ox9E)

Configure PSO9 in RAM: RAM Write (0x00) + address + 3 bytes (config data)

Write RAM address 48..63

Important: all otp_xxx_xxx bits to O (configreg_1, bit O-2)

Write RAM address 80, 84-90 for configuring UART (optionally)

Optional: Control read of RAM config

RAM Read (0x40) of RAM address 48..63

Start measurement: Init Reset (OxCO)

Start New Cycle (OxCC)

Poll / Interrupt SPI DO: New measurement value is indicated by SPI DO 1 -> 0

When SPI_DO goes from 1 to 0, toggle SPI_CS from 0 -> 1 -> 0

(this way SPI_DO is enabled for SPI communication):


Read HBO result at RAM address O (send SPI read opcode)



Annotations:

- You should make sure that there is no program in the OTP or external EEPROM
- When the measurement is started, new data is indicated by SPI_DO. Connect this wire to an input of your microcontroller and poll this pin. Alternatively connect it to an interrupt pin.
- When the interrupt is triggered please toggle the SPI_CSN pin in order to switch the SPI_DO wire from interrupt to communication mode (see pictures below)
- It is recommended to read the HBO result from RAM address O. Reading from RAM address 244 (also HBO result) can result in an address pointer conflict which is avoided when reading on address O. Please note, that the HBO result is automatically copied to RAM address O as long as there is no program in the OTP / ext. EEPROM (pure Front-End converter operation). If you have an additional EEPROM program (e.g. pre-processing) you need to copy the HBO result from address 244 to address O manually!

Figure 4.18: Oscillograph of LOAD and SPI signals



In Figure 4.18 you can see that SPI_DO gives an interrupt after the last discharging cycle of the measurement was done.






Fig. 4.19: Reading of measurement values after interrupt

This oscillograph shows again the SPI_DO interrupt from 1 -> O and the response from the external microcontroller with SPI_CSN. This short pulse on SPI_CSN switches SPI_DO to communication mode. Then the opcode is sent to PSO9 (not in the chart, this appears on line SPI_DI) and after 2 bytes the measurement results (3 bytes) is transmitted via SPI_DO (marked in the graph by ,data out').

4.6 I2C Interface

N E W
The I2C interface is a serial 2 wire interface and newly introduced in the PICOSTRAIN with PS09
family with PS09. For IIC there are the various notations used in the literature:

- IIC: Inter IC Bus
- I²C: same as above, Brand name from Philips®/NXP®
- TWI: Notation used by Atmel® for I2C

In PSO9 either the SPI mode or the I2C can be used which is selected by the MODE pin (see former description). The I2C Interface can be used to write the program, configuration and calibration data into the OTP and also for pure front end mode between an external microcontroller and PSO9. The PSO9 can be addressed as an I2C slave device with a 7-bit device address, bOO11111.


The I2C communication interface in the PSO9 is built completely on the SPI Protocol interface that



was presented in PSO81. The only difference in the I2C interface is that the I2C master initially sends a byte with the 7-bit device address ('bOO11111) and the read/write direction (encoded in 1 bit sent after the address). All subsequent opcodes, addresses and data correspond to the SPI protocol. In other words, at the data layer level, the commands and opcodes to send correspond exactly to the SPI interface. But at the physical layer level, the transmitted bytes are sent in accordance with the I2C protocol.

For the PSO9 to operate in I2C mode, the Mode pin of the PSO9 must be connected directly to power supply, VCC. The pins are then used for the I2C interface and no longer as I/O ports. As per the I2C specification the CLK_IO2 and DO_IOO lines must be pulled up. For the evaluation hardware and application, a pull up resistor of 10k0hm was observed to give acceptable performance and results. The resistor value must be suited to the application respectively.

Figure 4.20: Insert I2C mode connection



4.6.1 I2C Timing

The timing described here is the I2C timing for operating the PSO9 as a pure converter that communicates with an external microcontroller through the I2C interface. The clock and data lines are by default in high state. Data transfer is with the rising edge of clock. As mentioned earlier, the first byte for initiating the transaction (read or write) is the Device Address byte extended by 1 bit (LSB), e.g. for read the bit is 0 and therefore b'OO1 1111 (Ox1F) becomes b'O11 1110 (Ox1E).

Figure 4.21: Insert I2C timing






Table 4.8: I2C timing parameters

Symbol	Description	Value ttyp
t _{high}	Pulse width SCK high	4 us
t _{low}	Pulse width SCK low	4.7 us
t _{su,dat}	Setup time data	30 ns
t _{hd,dat}	Hold time data	30 ns

4.6.2 I2C Instructions

The instructions used in the I2C interface are the same as the SPI Instructions. Only the IIC header byte, i.e. the device address must be sent additionally.

4.6.2.1 RAM Access & Single Byte Opcodes

RAM access


RAM Write	= b00000000	= h00
RAM Read	= b0100000	= h40

Single byte opcodes

Power reset	= b11110000	= hFO	
Init reset	= b11000000	= hCO	
Start_new_cycle	= b11001100	= hCC	(continuous)
Start_TDC_cycle	= b11001110	= hCE	(single conversion)
Watch_dog_off	= b10011110	= h9E	
Watch dog on	= b10011111	= h9F	


RAM Read Access

Figure 4.22: I2C RAM Read





RAM Write Access:



4.6.2.2 User EEPROM Access

EEprom_read	= b10100000 = hA0	(read single word)
EEprom_write	= b10100001 = hA1	(write single word)
EEprom_erase	= b10100010 = hA2	(erase single word)
EEprom_berase	= b10100100 = hA4	(erase whole block)

Single byte opcodes


EEprom_bgap_off = b10000110 = h86 EEprom_bgap_on = b10000111 = h87 EEprom_enable_off = b10010000 = h90 EEprom_enable_on = b10010001 = h91

Note: It is necessary to switch on the bandgap and to enable the access before writing to or reading from the User EEPROM (send EEprom_bgap_on and EEprom_enable_on).

User-EEPROM Read Access

The user EEPROM is PSO9 is 128 bytes in size. It is possible to read from the User EEPROM by means of opcode OxAO. This opcode reads back 2 bytes of data with the address specified; the first byte which is OxOO must be ignored. The second byte is the valid 8 bit data.

Figure 4.24: User-EEPROM Read access






User-EEPROM Write Access

The User EEPROM can be read through the IIC interface, similar to reading a RAM cell. The SPI instruction to write to the User EEPROM is OxA1.

Figure 4.25: I2C User-EEPROM Write access



User-EEPROM Erase

The User EEPROM can be erased byte-wise or completely through the I2C interface; the sequence is very similar to EEPROM write show above. The opcode to erase a single byte from the User EEPROM is OxA2. Except for the opcode, the sequence is same as shown above for write access. The data bytes are ignored and the specified address content is erased to OxOO.

If the complete User EEPROM ought to be erased, the opcode used is OxA4 and the same sequence as shown above for Write access is adopted. The address and data bytes are ignored and the complete EEPROM is erased.

4.6.2.3 OTP / external EEPROM Access

Otp_read =b10100110 = 'hA6
Otp_write =b10100111 = 'hA7

Single byte opcodes

 Otp_enable_off
 =b10101000 = 'hA8

 Otp_enable_on
 =b10101001 = 'hA9

 Otp_prog_ena_off
 =b10101100 = 'hAC

 Otp_prog_ena_on
 =b10101101 = 'hAD


Note: To program the OTP it is necessary to switch on the OTP enable and the program enable (Otp_ enable_on and Otp_prog_ena_on).



4.7 UART

UART is an abbreviation for Universal Asynchronous Receiver Transmitter, is a serial communication interface. The transmitter part of the UART can take in bytes of data, and send the data through a Transmit line serially. The receiver part of the UART receives serial data on its Receive line input and assembles bytes of data.

Figure 4.26: Block diagram UART



The PSO9 has a built in UART module that can be used to perform transmission and reception to and from an external device with a UART interface, using the GPIO / MULT_IO pins. The TXD and RXD lines shown in the figure are the transmit and receive lines of the PSO9 respectively. These can be realized using the GPIO pins (Mult_IO3 or 4 for transmission and Mult_IO2 to Mult_IO5 for reception).

4.7.1 Features of the UART

The UART module in the PSO9 runs on the 4 MHz oscillator clock. Optionally, a 3.6864 MHz oscillator is also supported. It supports most standard baud rates from the slowest 50 baud to the fastest being 115200 baud. The transmit and receive modules both operate on the same baud rate selected. Following is a table showing the supported baud rates in PSO9.


Table 4.9 Supported	Raud rates w	th 3 6864MHz	and 4MHz	necillator clock

Baud rates with 3.6864MHz or 4MHz oscillator clock			
50			
300			
600			
1200			
2400			
4800			
9600			
19200			
38400			
57600			
76800			
115200			



The UART can transmit up to 16 bytes per transaction. The number of bytes to be transmitted has to be initialized. The UART has a built-in transmit FIFO stack that is to be initialized with the bytes to be transmitted. The transmit operation is started by setting and clearing a bit called uart_trans (Configreg_91, bit 10). The UART sends the assigned number of bytes through the selected GPIO pin. On completion of a transmit transaction, the transmit interrupt bit scon<1> (Configreg_80) is set. This bit can be polled by the user program. Further details on how to configure the transmit module can be found in the section Configuring UART for transmission.

Figure 4.27 UART architecture



The UART receives one byte at a time. When a new byte is received by the UART from an external device, the receive interrupt scon<0> (Configreg_80) bit is set. This receive-interrupt signal interrupts the DSP, and hence user code can be written to service it. This interrupt to the DSP can be enabled or disabled. When a new byte comes on the RXD line, the previously received byte is overwritten. Hence a received byte must be read by the processor immediately after receiving it. Further details on how to configure the Receive-module and its interrupt can be found in section Configuring the UART for reception.

4.7.2 UART Modes

The UART can basically operate in 2 modes, ModeO and Mode1.

4.7.2.1 Mode0

ModeO is a 9 bit mode where a packet of data for transmitting and receiving is of the format

Start Bit	8 Data bits	Stop bit
0	D7 D6 D5 D4 D3 D2 D1 D0	1



4.7.3.1 Mode1

Mode1: is a 10 bit mode where the data packet has an additional parity bit. The parity of the data to be transmitted can be chosen to be even or odd parity. During reception, the parity of the received data is evaluated and updated in the status_uart_rx_data_par - bit.

Start Bit	8 Data bits	Parity bit	Stop bit
0	D7 D6 D5 D4 D3 D2 D1 D0	Р	1

In both of the above modes, the start bit is always a O. In modeO, 8 bits of data are sent after the start bit, in mode1, the 8 bits of data and the 9th parity bit are sent. At the end of transmission a stop bit is always sent.

A receive transaction is triggered on the arrival of a start bit on the RXD line. In mode O, 8 bits after the start bit are assembled as the data byte. The data byte is valid only if the Stop bit arrives after the 8th data bit. This checking for the validity of the stop bit can be switched off by clearing the uart_auto_det_stop configuration bit to O. In mode 1, 8 bits of data after the start bit are stored as the received data byte. Again a valid stop bit is checked for; this can be optionally switched off as mentioned above. In both the modes, the status of the 9th received bit is readable from scon<2> (Configreg_8O). For details about the parity bit in mode 1, see the following section Receive Interrupt and Status Bits.

4.7.4 Configuration of the UART

4.7.4.1 Basic configuration

The following configurations need to be performed to use the UART, irrespective of whether it is going to be used for transmission or reception.

- 1. The 4MHz clock has to be enabled to the UART module in order to work with the UART. This is done by setting uart_clk_en to 1 (Configreg_91).
- 2. Depending on whether the 4MHz clock is used or a special 3.6864 MHz oscillator, the uart_4Mhz_divider bit (Configreg_91) has to be set or cleared respectively.
- 3. The mode of operation of the UART is chosen by setting/clearing the *uart_mode bit* (Configreg_91) appropriately.
- 4. The operating baud rate for the UART needs to be selected. The following table shows the settings to be made for different baud rates.



Table 4.10: Supported baudrates

Baud rate	UART_baud_rate settings with 3.6864MHz or 4 MHz clock
50	11
300	0
600	1
1200	2
2400	3
4800	4
9600	5
19200	6
38400	7
57600	8
76800	9
115200	10

4.7.4.2 Configuring UART for transmission

After the general configurations for the UART stated above, the following are to be performed to configure the UART for transmission.

- 1. The GPIO3 pin or the GPIO4 pin can be selected to function as the transmit line of the UART. To select the GPIO3 pin as the TXD line, the *multio3_sel* bits (Configreg_12) have to be configured to 2, to select the GPIO4 pin, the *multio4_sel* bits (Configreg_13) have be configured to 2.
- 2. After selecting the GPIO3 or GPIO4, the respective pin must be configured as outputs, by clearing either the *io_en_3_mio* bits or the *io_en_4* bits (both Configreg_11) appropriately.
- 3. If the selected mode is Mode1, the parity to be used during transmission can be chosen to be either even or odd parity with the *uart par* bit (Configreg 91).
 - O: Even parity Even number of 1s in the transmitted byte
 - 1: Odd parity Odd number of 1s in the transmitted byte
- 4. The number of bytes to be transmitted in one transaction is to be initialized in the bits uart_tx_cnt (Configreg_91).
- 5. The bytes to be transmitted are filled in the FIFO order in the bytes *uart_sbuf_iO-15* (Configreg_84, 86-90).
- 6. Finally the *uart_en* bit (Configreg_3) is set to 1. There is a delay of typically 50us from setting the *uart_en* bit to 1, until the uart module recovers from the reset state. This delay has to be accounted for in software.
- 7. The transmission is activated by setting the uart trans bit (Configreg 91) to 1, and then



- clearing it to O. This generates the start pulse for transmission.
- 8. Once the transmission is complete the UART indicates the completion by setting the *scon* <1> bit (Configreg_80). The user program can poll this status bit to wait for the end of transmission.
- 9. For the next transmission with the same baud rate, the *uart_tx_cnt* (Configreg_91) has to be re-initialized, the new *uart_sbuf_iO-15* bytes have to be updated and the transmission has to be started as in step 7.

4.7.4.3 Configuring UART for reception

After the general configurations for the UART stated above, the following are to be performed to configure the UART for reception.

- 1. One of the 4 pins GPIO2, GPIO3, GPIO4 or GPIO5 can be configured to act as the RXD input pin to the UART. The selection is done by setting the uart_rdx_sel[1:0] bits (Configreg_91) to 0 = GPIO2, 1 = GPIO3, 2 = GPIO4 or 3 = GPIO5 respectively.
- 2. Depending on the GPIO selected as the RXD line, the respective *io_en* (Configreg_11) bit have to set to 3 and the respective *io_en digital* (Configreg_11) have to be set to 1.
- 3. The UART receive module can be configured to automatically detect a stop bit at the end of the received byte. This is done by setting the bit *uart_auto_det_stop* (Configreg_91) to 1. If the stop bit need not be checked for after receiving a data byte, this bit has to be cleared to 0.
- 4. The receive module generates an interrupt to the DSP after receiving a byte. According to the demands of some systems, the interrupt could be generated to the DSP only based on the status of the 9th bit received. This is achieved by setting the uart_mpcomm (Configreg_91) to 1.
 - a. If mode 1 is selected and if *uart_mpcomm* =1, the receive interrupt is set only when the 9th received data bit i.e. the parity bit is 1.
 - b. If mode O is selected and if *uart_mpcomm* = 1, the receive interrupt is set only when the received stop bit is a valid 1.
 - c. If the *uart_mpcomm* = O, the receive interrupt to the DSP is generated unconditionally on the reception of a new byte of data.
- 5. The receive interrupt to the DSP can be globally enabled or disabled by configuring the *irq_uart_en* bit (Configreg_91). Like in transmission, the user program can also poll the scon<0> (Configreg_80) to check if a new byte has been received.
- 6. Finally the UART must be enabled for reception by setting the <code>uart_rec_en</code> bit (Configreg_91) to

4.7.4.4 Receive Interrupt and Status bits



A received byte is indicated in the status bits and an interrupt is set accordingly. In the following there are some recommendations how to react then in the DSP software:

- During reception, after each byte of data has been received, the receive interrupt, scon<O>
 (Configreg_80) is set. This bit is cleared by writing a 1 to uart_rec_int_ack bit (Configreg_91).
 Further new incoming bytes can be received only if this bit is cleared.
- 2. Hence the user program (ISR) must react quick enough to read the first byte of data as soon as the receive interrupt is generated to the DSP. However the UART can be signaled not to receive any further bytes from the external UART device, by setting the *uart_rec_int_dis* (Configreg_91) to 1.
- 3. The received byte can be read from uart_rec_buf bits (Configreg_80).
- 4. The status of the 9th received bit, which is the stop bit in modeO or the parity bit in mode1, is readable from status bit scon<2> (Configreg_80).
- 5. The parity of the 8 data bits received by the UART is evaluated by the UART itself and shown in status_uart_rx_data_par bit (Configreg_80).
- 6. O: indicates an even parity, i.e. even number of 1s in the received data byte
- 7. 1: indicates an odd parity, i.e. odd number of 1s in the received data byte
- 8. The status of the start bit and stop bit corresponding to the last received byte in the UART is shown in bits status_uart_start and status_uart_stop (Configreg_80).

4.8 Driving an External LCD Controller

With the PSO9, using the Multipurpose I/O pins, one can establish an SPI communication manually and operate an external LCD driver like the Holtek HT1621 to display values on an external LCD. The PSO9 can be programmed to act as a simplified SPI master where the external LCD driver then can be addressed as an SPI slave.


To use the PSO9 with an external LCD driver, a minimum of 3 Multipurpose I/O pins are needed for the SPI communication part. Further, the LCD driver needs a clock source to operate that is generally made available from an external oscillator. The PSO9 offers the possibility to generate a clock for the external LCD driver which is provided by another Multipurpose I/O pin (either Mult_IO3 or Mult_IO4). Thus, a maximum of 4 I/O pins are needed for the implementation of the simple SPI master. Basically all Mult_IOs can be used to implement the simple SPI master. However, since Mult_IOO to Mult_IO2 are used for the (SPI) interfacing from an external microcontroller to the PSO9 it is recommended to use from Mult_IO3 upwards for the SPI master implementation. The configuration could be like the following:

Table 4.11. Pin assignment for connecting an external LCD driver



Mult_IO3 or Mult_IO4	LCD_CLK
Mult_I05	SPI_CSN
Mult_I06	SPI_CLK
Mult_IO7	SPI-DO

Figure 4.28: Connection Diagram for an external LCD Driver



Configuring PS09 as simple SPI master

- 1. Three Multipurpose I/Os are needed to communicate with the LCD Driver, they are Chip Select (CSN), the Clock (CLK) and the Data-out (SDO). Although the I/Os can be selected arbitrarily we recommend to configure them on Mult_IO5 upwards because then the ordinary SPI interface of PSO9 can be used in parallel, e.g. to access PSO9 by an external microcontroller.
- 2. All the 3 IOs are configured to act as outputs by clearing the io_en_5 to io_en_7 bits in Configreg_11.
- 3. The state on the output lines 1 or 0 is controlled by the program by setting and clearing the respective io_a bits in Configreg_OO.

Providing the Clock to the external LCD Driver

- The PSO9 generates the clock of 32 kHz for the external LCD, which is internally derived from the 10 kHz clock.
- 2. Either the IO3 or IO4 pin can be selected as the LCD clock output from the chip, by setting the multio3_sel bit (Configreg_12) to 3 or multio4_sel bits (Configreg_13) to 3. The respective selected pin must be naturally configured as output (io_en_3 or io_en_4 in Configreg_11).
- 3. The frequency of the clock can be trimmed in a limited range by adjusting the osz10kHz_fsoc bits in Configreg_OO.
- 4. The polarity of this clock, i.e. generation of high pulses or low pulses can be controlled by using the lcd_clk_pol bit in Configreg_12.
- The width of the pulses on the LCD clock is also programmable using the lcd_clk_sel bits in Configreg_12. Pulse widths of 100ns, 200ns and 800ns can be programmed.




6. There is a possibility to generate an open drain clock on the IO3 or IO4 pin by setting the Icd_clk_open_drain (Configreg_12) to 1, i.e. a clock that switches between High-z and 0, or High-z and 1. The High-z on the IO3 or IO4 has to be pulled up or pulled down externally to VCC or 0 therefore. This option was developed based on experiences with the HT1621 that requires an active high clock for proper operation.

Programming the external LCD driver interface

By programming the PSO9, the measurement value measured by the chip can be displayed on an external LC Display by controlling the external LCD driver (e.g. Holtek HT1621) by a user program. The following flowchart shows the algorithm to be used in the user code to control the HT1621 LCD driver.


Figure 4.29: Flowchart example Insert Ext_LCD_flowchart.jpg here





4.9 Power Supply


For a good measurement quality it is mandatory to follow some rules for the power supply. There are several supply areas in the chip, VCC_LOAD, VCC_CORE and VCC_LCD. It is necessary to feed them with voltages decoupled by low-pass filters. Further, those pins need sufficient blocking capacitance mounted close to the chip.



In case of solar applications without any additional battery it is necessary to implement a power-up circuit. It provides a good start-up behavior when the scale comes from total darkness. A solar panel delivers only a few microampere at poor light conditions and still has to start up the circuit.

The following figure shows a power-up circuit that is optimized for solar body scales. To start up the scale it needs only about 3 μ A @ 3.6 V. For other applications it might be necessary to change some values of the components.

Figure 4.22 Power-up Circuit





Functional description of the function Power-up circuit

Coming from total darkness, all capacitors are discharged and the output of U5 is high-Z. The input voltage of U5 is zero. PSO9 is not supplied by voltage. If light is switched on, the current from the solar panel charges C17 and supplies the voltage detection. The voltage detection (R7,R14,Q1,U1) is dimensioned so that U1 switches when the voltage at C17 passes 3.5 V. At that moment, the output of U5 leaves high-Z and goes to the voltage of C17. U5 is supplied with 3.5 V and regulates to 2.5 V for the PSO9. PSO9 begins to work. Because all capacitors behind VCC_R have now to be charged to the voltage at C17, this voltage drops down as only C17 can supply the necessary current. The solar panel is to weak for such a high current pulse. The voltage at C17 must not be lower than 2.55 V. Otherwise U5 cannot regulate 2.5 V for the PSO9. C17 is also the buffer capacitor for low light situation. With the selected dimension under very bad light condition (20 Lux) the scale can operate for at least one measurement once it comes to the regulation of the voltage.

4.9.1 Filtering / Recommendations LDO

In most circuits the voltage is regulated by a voltage regulator (LDO, low drop-out regulator). Of course this component has a noise which basically influences the measurement quality. Therefore it is crucial to choose suitable LDOs with a low-noise behavior, still keeping in mind that some applications need a low-current regulator as well. In this section we will give some recommendations which LDOs to choose.

The critical factor to watch out for is the 'output noise'. The noise figures can normally be found in the datasheet of the LDO and is given as a summary value over the whole frequency range, e.g. $500\mu V$ RMS or in dependency of the frequency in μV / \sqrt{Hz} or as a diagram. A low output noise is desired, the figures can easily vary by factor 10.

(e.g. Linear LT1761-BYP has $20\mu V$ RMS (with bypass capacitor) vs. TI TPS71501 which has $575\mu V$ RMS)

Table 4	12	חחו	Recommo	endations

LD0	Features	Low-pass filter	Applications
Torex XC2206	medium noise, low cur- rent	use good low-pass filter	Solar
Micrel MC5205	medium noise, cheap solution	use medium low-pass filter	Low-cost solutions
Linear LT1761-BYP	very low noise, costly solution	use standard low-pass filter	High-end applications
TI TPS71501	very high noise	-	NOT RECOMMENDED!!!


Of course this list is far away from being complete. It shall just give some recommendations according to our experience in practical tests. Basically every low-noise, low-current LDO is suitable to use.

Please do NOT use the TI TPS71501 LDO as we saw major problems due to the noise of this regulator!




The additional low-pass filtering can help to reduce the noise getting through to the chip. Different types of low-pass filters can be used before decoupling the voltages:

Figure 4.23: Decoupling



The good low-pass filter can reduce the noise coming from the LDO so that in combination with the decoupling of the voltages supplying the PSO9 are widely noise-free or at least minimized. If the noise from the LDO is lower (like with the Linear or Micrel type i.e.) a simpler lowpass filter can be used, like the following:

Figure 4.24 Low-pass-filters



In the acam-circuits like those of the evaluation-kit or the examples for solar-quattro scales these insights are already put to practice. When building up your own circuit please make sure you follow the recommendations as they will contribute to a good overall measurement quality.

10µF

4.9.2 Voltage Measurement

An internal bandgap reference is used for measuring the voltage. This is done 40 times per second. The result is stored in the RAM at address 249, UBATT. It is calculated as Voltage = $2.0 \text{ V} + 1.6 \text{ V}^*$ UBATT/64. The result can be used for low-battery detection:

the level is set in configuration register low batt[2:0]:

Table 4.13: Low batt configuration

low_batt	0	1	2	3	4	5	6	7
Level (V)	2.2	2.3	2.4	2.5	2.6	2.7	2.8	2.9

Flag flg_ub_low in the status register indicates if the voltage is below the set level.

Power supply rejection: The measured voltage can be used to correct the dependency of the gain from the voltage. It is switched on by setting configuration bits mult_en_ub = 1 and mult_ub[7:0].

PSØ9



The result of the strain measurement will be corrected according to $HB = HB/(1 + UB*[-128 ... 127]/2^21)$.

EEPROM protection: when the voltage is below 2.4~V the automatic EEPROM write (putepr) is prohibited. This protects the EEPROM against corrupt data.







Table of Contents	Page
-------------------	------

5	Configuration Registers	5-2
5.1	Overview	5-2
5.2	Alphanumeric listing of configuration parameters	5-3
5.3	List of configuration registers	5-8



5 Configuration Registers

PSØ9 has 16 configuration registers of 24 Bit width, to be addressed in the RAM from address 48 to 63. The configuration registers control the whole chip including the strain measurement, the capacitive switches and the basic settings for the UART interface. The configuration settings are mirrored from the lower bytes 0 to 47 of the OTP or EEPROM (only for development) to the RAM.

The UART of PSØ9 is administered by the RAM cells 80, 84, 86 to 91. These cells are NOT mirrored from the OTP/EEPROM, but are only configurable directly in the RAM.

It is possible to write into the configuration registers

- By the internal microprocessor during operation
- Through the SPI interface from an external processor
- During the Power-on reset transferring a basic configuration from the EEPROM

5.1 Overview

Table 5.1 Overview of configuration registers

Configuration Register	RAM address	OTP / EEPROM	bytes	
Configreg_00	48	2	1	0
Configreg_O1	49	5	4	3
Configreg_02	50	8	7	6
Configreg_03	51	11	10	9
Configreg_04	52	14	13	12
Configreg_05	53	17	16	15
Configreg_06	54	20	19	18
Configreg_07	55	23	22	21
Configreg_08	56	26	25	24
Configreg_09	57	29	28	27
Configreg_10	58	32	31	30
Configreg_11	59	35	34	33
Configreg_12	60	38	37	36
Configreg_13	61	41	40	39
Configreg_14	62	44	43	42
Configreg_15	63	47	46	45

Internal microprocessor:

Configuration of registers is done in lower bytes (O to 47) of the OTP / EEPROM and then mirrored to the RAM.

External microprocessor:

The OTP is not used / not programmed. Configure directly the RAM addresses and set the parameters otp_pwr_cfg, otp_pwr_prg and otp_usr_cfg to O (Configreg_O1, Bits[2:O]).



5.2 Alphanumeric listing of configuration parameters

Table 5.2 Alphanumeric listing of configuration Parameters (including the UART configuration bits, RAM cells 80, 84, 86 to 91)

Bit name	Config Register	Bit position	Recommended Value (decimal)
adj_hr	01	22:19	5
alupernopen	14	03	0
auto10k	02	3	0
avrate	02	23:14	-
bandgap_trim	14	22:19	10
bridge	03	1:0	-
calcor	10	23:16	0
caltime	14	2:1	1
clk4mhz_trim	14	23	0
con_comp	12	19:18	1
connect_vcc_rosc	00	00	0
cport_adapt ³⁾	15	23	1
cport_en	15	19:16	0
cport_r	15	21:20	0
cport_thresh1	15	7:0	-
cport_thresh2	15	15:8	-
cport_update	15	22	0
cpu_speed	00	2:1	1
crf_sen2	13	21	0
crf_sen3	13	22	0
crf_tau	13	18	0
crf_tp1	13	20	0
cytime	02	13:4	-
dis_noise4	03	14	0
dis_pp_cycle_m			
od	12	21	1
dis_wheat_pp	01	3	0
en_avcal	01	9	0
en_emi_meas_gain_comp	01	23	1
en_emi_noise_reduction	12	07	1
en_gain	14	15	1
en_sdel_noise	03	10	0
en_stop1	14	05	1
en_stop2	14	04	1



Bit name	Config Register	Bit position	Recommended Value (decimal)
en_temp	14	14	-
en_TkPar	01	11	0
en_wheatstone	03	21	-
ext_eeprom_clk_speed	12	17:16	1
force_quattro_mode	03	16	default: O
if Quattro-bridge configured: 1			
io_a	00	15:08	-
io_en_O_sdo	11	01:00	-
io_en_1_sdi	11	03:02	-
io_en_2_sck	11	05:04	-
io_en_3_mio	11	07:06	-
io_en_4_mio	11	09:08	-
io_en_5_mio	11	11:10	-
io_en_6_mio	11	13:12	-
io_en_7_mio	11	15:14	-
io_en_digital	11	23:16	default: 1 (digital use)
if mult_io matrix or capacitance switches = 0			
irq_dsp_edge	12	15	0
irq_dsp_en	12	14	-
irq_dsp_pin_sel	12	23	0
irq_uart_en	91	23	-
lcd_clk_open_drain	12	6	0
lcd_clk_pol	12	22	0
lcd_clk_sel	12	11:10	3
mfake	03	3:2	2
mi_enable ¹⁾	13	13:11	-
mi_sel_clk5k	13	16	0
mi_updaterate	13	15:14	1
mod_math	00	3	0
mod_rspan	01	6	-
mp_num ²⁾	14	11:8	3
mp_speed_sel	14	7:6	0
mr2_en	01	18	1
mult_en_pp	01	7	1
mult_en_ub	01	10	1
mult_Hb1	4	23:00	1



Bit name	Config Register	Bit position	Recommended Value (decimal)
mult_Hb2	5	23:00	1
mult_Hb3	6	23:00	1
mult_Hb4	7	23:00	1
mult_PP	10	7:0	164
mult_TkG	08	23:0	0x100000
mult_TkO	09	23:0	0
mult_TkPar	7	23:00	-
mult_Ub	10	15:8	OxFB
multio3_sel	12	13:12	-
multio4_sel	13	03:00	-
neg_sense	03	15	0
osz10khz_fsoc	00	7:4	13
otp_always_on	12	4	0
otp_pwr_cfg	01	2	-
otp_pwr_prg	01	1	-
otp_redundance	12	1:0	0
otp_usr_prg	01	0	-
portpat	02	1:0	2
ps_dis ⁴⁾	03	11	0
ps_noise_en	01	15	0
ps_shift_clk_noise	01	16	0
ps_speed	14	17:16	0
ps_tdc1_adjust	03	9:4	23
rspan_by_temp	01	8	-
scon<1> ⁵⁾	80	9	-
scon<2> ⁵⁾	80	10	-
scon<0> ⁵⁾	80	8	-
sel_comp_r	01	14:13	2
sel_compint	12	20	-
sel_compth2	01	12	0
sel_rc_osc2	13	17	-
sel_refresh_vlt	12	9:8	2
sel_rc_osc1	13	19	-
sel_rtemp_300R	14	00	-
sel_start_osz	03	19:17	3
sel_startdel	03	23:22	2
selqha	13	9:4	45



single_conv_extern 01 05:04 - single_conversion 02 2 - status_uart_rx_data_par²¹ 80 11 status only (not to write) status_uart_start 80 22 status only (not to write) status_uart_stop 80 23 status only (not to write) store_tdc_times 13 23 status only (not to write) stretch 03 13:12 - tdc_conv_cnt 00 23:16 - tdc_sleepmode 01 17 - uart_4Mhz_divider 91 18 1 uart_aurt_det_stop 91 15 ? uart_baud_rate 91 7:4 5 uart_baud_rate 91 7:4 5 uart_baud_rate 91 19 0 uart_baud_rate 91 19 0 uart_baud_rate 91 19 0 uart_baud_rate 91 19 0 uart_baud_rate	sense_ discharge	13	10	1
Status_uart_rx_data_par**/ 80	single_conv_ extern	01	05:04	-
Status_uart_start 80 22 status_only (not to write)	single_ conversion	02	2	-
status_uart_stop 80 23 status only (not to write) store_tdc_times 13 23 status only (not to write) stretch 03 13:12 - tdc_conv_ent 00 23:16 - tdc_sleepmode 01 17 - uart_4Mhz_divider 91 18 1 uart_auto_det_stop 91 15 ? uart_baud_rate 91 7:4 5 uart_clk_en 91 19 0 uart_en 03 20 - uart_mode 91 13 - uart_mode 91 13 - uart_mode 91 13 - uart_par?1 91 16 ? uart_par?2 91 11 ? uart_sel 91 17 - uart_rec_en 91 12 ? uart_rec_en 91 17 - uart_sbuf_i10	status_uart_rx_data_par ^{7]}	80	11	
store_tdc_times 13 23 status only (not to write) stretch 03 13:12 - tdc_conv_cnt 00 23:16 - tdc_sleepmode 01 17 - uart_4Mhz_divider 91 18 1 uart_auto_det_stop 91 15 ? uart_auto_det_stop 91 15 ? uart_auto_det_stop 91 15 ? uart_auto_det_stop 91 15 ? uart_auto_det_stop 91 19 0 uart_auto_det_stop 91 19 0 uart_det_stop 91 19 0 uart_det_en 91 19 0 uart_mode 91 13 - uart_mode 91 13 - uart_mode 91 16 ? uart_mode 91 11 ? uart_mode 91 11 ? uart_mode	status_uart_start	80	22	
stretch	status_uart_stop	80	23	
tdc_conv_cnt tdc_sleepmode	store_tdc_ times	13	23	
tide_sleepmode	stretch	03	13:12	-
uart_4Mhz_divider 91 18 1 uart_auto_det_stop 91 15 ? uart_baud_rate 91 7:4 5 uart_clk_en 91 19 0 uart_mode 91 13 - uart_mode 91 13 - uart_mode 91 16 ? uart_mode 91 16 ? uart_mode 91 11 ? uart_mode 91 13 - uart_mode 91 16 ? uart_par? 91 11 ? uart_roc_mode 91 91 91 92 uart_roc_buf 91 91 92 93 93 uart_roc_int_ack 91 17 - - uart_souf_id 91 14 0 0 uart_souf_id 96 7:0 - - uart_souf_id 99 15:8 - - uart_souf_id 90 7:0 - -	tdc_conv_cnt	00	23:16	-
uart_auto_det_stop 91 15 ? uart_baud_rate 91 7:4 5 uart_clk_en 91 19 0 uart_en 03 20 - uart_mode 91 13 - uart_mpcomm ⁵⁾ 91 16 ? uart_par ⁷⁾ 91 11 ? uart_rdx_sel 91 9:8 0 uart_rec_buf<7:0> 80 7:0 - uart_rec_en 91 12 ? uart_rec_int_ack 91 17 - uart_rec_int_dis 91 14 0 uart_sbuf_i0 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	tdc_sleepmode	01	17	-
uart_baud_rate 91 7:4 5 uart_clk_en 91 19 0 uart_en 03 20 - uart_mode 91 13 - uart_mpcomm ⁵⁾ 91 16 ? uart_par ⁷⁾ 91 11 ? uart_rdx_sel 91 9:8 0 uart_rec_buf<7:0> 80 7:0 - uart_rec_en 91 12 ? uart_rec_int_ack 91 17 - uart_rec_int_dis 91 14 0 uart_sbuf_i0 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_4Mhz_divider	91	18	1
uart_clk_en 91 19 0 uart_en 03 20 - uart_mode 91 13 - uart_mpcomm ⁵ 91 16 ? uart_par ⁷ 91 11 ? uart_rdx_sel 91 9:8 0 uart_rec_buf<7:0> 80 7:0 - uart_rec_en 91 12 ? uart_rec_int_ack 91 17 - uart_rec_int_dis 91 14 0 uart_sbuf_id 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_auto_det_stop	91	15	?
uart_clk_en 91 19 0 uart_en 03 20 - uart_mode 91 13 - uart_mpcomm ⁵ 91 16 ? uart_par ⁷ 91 11 ? uart_rdx_sel 91 9:8 0 uart_rec_buf<7:0> 80 7:0 - uart_rec_en 91 12 ? uart_rec_int_ack 91 17 - uart_rec_int_dis 91 14 0 uart_sbuf_id 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -				
uart_clk_en 91 19 0 uart_en 03 20 - uart_mode 91 13 - uart_mpcomm ⁵ 91 16 ? uart_par ⁷ 91 11 ? uart_rdx_sel 91 9:8 0 uart_rec_buf<7:0> 80 7:0 - uart_rec_en 91 12 ? uart_rec_int_ack 91 17 - uart_rec_int_dis 91 14 0 uart_sbuf_id 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -				
uart_en 03 20 - uart_mode 91 13 - uart_mpcomm ⁵⁾ 91 16 ? uart_par ⁷⁾ 91 11 ? uart_rdx_sel 91 9:8 0 uart_rec_buf<7:0> 80 7:0 - uart_rec_en 91 12 ? uart_rec_int_ack 91 17 - uart_rec_int_dis 91 14 0 uart_sbuf_iO 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_baud_rate	91	7:4	5
uart_mode 91 13 - uart_mpcomm ⁵⁾ 91 16 ? uart_par ⁷⁾ 91 11 ? uart_rdx_sel 91 9:8 0 uart_rec_buf<7:0> 80 7:0 - uart_rec_en 91 12 ? uart_rec_int_ack 91 17 - uart_rec_int_dis 91 14 0 uart_sbuf_iO 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_clk_en	91	19	0
uart_mpcomm ⁵⁾ 91 16 ? uart_par ⁷⁾ 91 11 ? uart_rdx_sel 91 9:8 0 uart_rec_buf<7:0> 80 7:0 - uart_rec_en 91 12 ? uart_rec_int_ack 91 17 - uart_rec_int_dis 91 14 0 uart_sbuf_iO 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_en	03	20	-
uart_par²¹ 91 11 ? uart_rdx_sel 91 9:8 0 uart_rec_buf<7:0> 80 7:0 - uart_rec_en 91 12 ? uart_rec_int_ack 91 17 - uart_rec_int_dis 91 14 0 uart_sbuf_id 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_mode	91	13	-
uart_par²¹ 91 11 ? uart_rdx_sel 91 9:8 0 uart_rec_buf<7:0> 80 7:0 - uart_rec_en 91 12 ? uart_rec_int_ack 91 17 - uart_rec_int_dis 91 14 0 uart_sbuf_id 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -				
uart_rdx_sel 91 9:8 0 uart_rec_buf<7:0> 80 7:0 - uart_rec_en 91 12 ? uart_rec_int_ack 91 17 - uart_rec_int_dis 91 14 0 uart_sbuf_iO 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_mpcomm ⁵⁾	91	16	?
uart_rec_buf<7:0> 80 7:0 - uart_rec_en 91 12 ? uart_rec_int_ack 91 17 - uart_rec_int_dis 91 14 0 uart_sbuf_i0 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_par ⁷⁾	91	11	?
uart_rec_en 91 12 ? uart_rec_int_ack 91 17 - uart_rec_int_dis 91 14 0 uart_sbuf_iO 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_rdx_sel	91	9:8	0
uart_rec_int_ack 91 17 - uart_rec_int_dis 91 14 0 uart_sbuf_i0 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_rec_buf<7:0>	80	7:0	-
uart_rec_int_dis 91 14 0 uart_sbuf_i0 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_rec_en	91	12	?
uart_sbuf_iO 86 7:0 - uart_sbuf_i1 86 15:8 - uart_sbuf_i1O 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_rec_int_ack	91	17	-
uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_rec_int_dis	91	14	0
uart_sbuf_i1 86 15:8 - uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -				
uart_sbuf_i10 89 15:8 - uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_sbuf_iO	86	7:0	-
uart_sbuf_i11 89 23:16 - uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_sbuf_i1	86	15:8	-
uart_sbuf_i12 90 7:0 - uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_sbuf_i10	89	15:8	-
uart_sbuf_i13 90 15:8 - uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_sbuf_i11	89	23:16	-
uart_sbuf_i14 90 23:16 - uart_sbuf_i15 84 23:16 -	uart_sbuf_i12	90	7:0	-
uart_sbuf_i15 84 23:16 -	uart_sbuf_i13	90	15:8	-
	uart_sbuf_i14	90	23:16	-
uart_sbuf_i2 86 23:16 -	uart_sbuf_i15	84	23:16	-
	uart_sbuf_i2	86	23:16	-



uart_sbuf_i3	87	7:0	-
uart_sbuf_i4	87	15:8	-
uart_sbuf_i5	87	23:16	-
uart_sbuf_i6	88	7:0	-
uart_sbuf_i7	88	15:8	-
uart_sbuf_i8	88	23:16	-
uart_sbuf_i9	89	7:0	-
uart_trans	91	10	-
uart_tx_cnt	91	03:00,20	-
upd_vlt	14	13:12	0
usr_epr_always_on	12	5	0
usr_epr_prg_time	12	3:2	0

¹⁾ mi = multi-input

²⁾ mp = multi-pulse

³⁾ cport = capacitive ports

⁴⁾ ps = phase shifter

⁵⁾ mpcomm = multi-processor communication

⁶⁾ scon = serial port control register

⁷⁾ par = parity



5.3 List of configuration registers

Bit number →	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
parameter 🔿			para	m1			para	am2								
Recommended value \rightarrow							1	1	0	0	1	0	1	0	1	0


gray_labels = acam internal bits, use recommended settings (line below)

Configreg_00: RAM address 48 OTP / EEPROM bytes O - 2

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
tdc_conv_cnt						io	_a				os	z10k	Hz_fs	30C									
																0	1	1	0	1_	0	1	Ö
																		>	math		peed .c) S	

Parameter	Recommended Value	Description	Settings
tdc_conv _cnt	-	Single Conversion Timer based on 10 kHz/64 = 156.25 Hz	
io_a	-	Setting I/O O to I/O 7 to zero or one when the pin is configured as output. io_a [8] = I/O O io_a [9] = I/O 1 io_a [15] = I/O 7	
mod_math	0	Set mathematics to single variable strain gage.	1= on O = off

Configreg_01: RAM address 49 OTP / EEPROM bytes 3 - 5





Parameter	Recommended Value	Description	Settings
mr2_en	1	Set TDC measurement range 2	1 = on
tdc_sleepmode	-	Mode without TDC or strain gage measurement, to be used for scanning buttons in case the scale is off, same as avrate=0	1 = on O = off
sel_comp_r [1:0]	00	Selects the value of the comparator resistor	00 = 6k 01 = 6k 10 = 2.5k 11 = 1.8k
en_tkpar	0	Enables software correction of Rspan characteristics by simulating a parallel resistor	1 = on O = off
mult_en_ub		Enable multiplications for supply voltage correction	1 = Enabled
rspan_by_temp		Use temperature measurement instead of Rspan for temperature compensation	1 = active
mult_en_pp		Enable multiplications in gain correction	1 = Enabled
mod_rspan		Enable internal multiplication of gain compensation resistor Rspan	1 = Enabled
single_conv_extern [1:0]	0	A single "single conversion" can be started by an external pin	0 = Off 1 = GPI03 2 = GPI04 3 = GPI05
dis_wheat_pp	0	Disables the gain compensation measurement of the Wheatstone bridge (to connect a HB in Wheatstone mode)	1 = disabled O = enabled
otp_pwr_cfg		Configuration in the OTP/EEPROM is used after a power-on reset	as frontend := 0 stand-alone := 1
otp_pwr_prg		Start user code at OTP/EEPROM address 48 after a power-on reset	as frontend := 0 stand-alone := 1
otp_usr_prg		Start user code at OTP/EEPROM address 48 after a measurement	as frontend := 0 stand-alone := 1

Configreg_02: RAM address 50 OTP / EEPROM bytes 6 - 8

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
avrate														cyt	ime								
								·			·		·						1		1	0	
																				$\neg \neg$	\neg		



Parameter	Recommended Value	Description	Settings
avrate	-	sample size of internal averaging	> 1
cytime	-	Cycle time in multiples 2 µs (8 * 4 M F µs (10 kHz period, stretch = 1)	Hz period, stretch = 0) or of 100
single_conversion	-	Select operation mode	O = Continous mode 1 = Single conversion mode
auto10k	0	Automatic calibration of the 10 kHz oscillator every 0.6 s by means of the 4 MHz quartz oscillator	May not be used in stretched single mode

Configreg_03

RAM address 51 OTP / EEPROM bytes 9 - 11

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															ps.	_tdc1	l_adj	ust					
1	0			0	0	1		0	0			0	0	0	1	0	1	1	1	1	0		
idell'ider	statione:	Jiant.	381 51.81	, v ost	Juatino	, mode	sense n	diseA	gugui	ر '	de gle	hoise							4	ake/) Vrid	,198°	

Parameter	Recommended Value	Description	Settings
sel_startdel [1:0]	2	Adds a delay between discharging Cload and TDC Start	0 = 5ns 1 = 40ns 2 = 150ns 3 = 300ns
en_wheatestone	-	Enable Wheatestone mode	1 = enabled
uart_en	-	Enables UART	O = disabled 1 = enabled
sel_start_osz [0:2]	1	Sets delay from start of 4 MHz oscillator to start of measurement	O = off 1 = continously on 2 = 100 μs 3 = 200 μs 4 = 300 μs 5 = 400 μs 6 & 7 are not supported
stretch	-	Select stretch mode	O = off 1 = single R measurement 2 = 2xR (half bridge), 200 μs delay 3 = 2xR (half bridge) 300 μs delay
mfake	2	Sets the number of fake measurements	O = O Fake measurements 1 = 2 Fake measurements 2 = 4 Fake measurements 3 = 16 Fake measurements



bridge	-	Sets the number of half bridge are measured	s that	0 = one ted) 1 = 2 ha 2 = not 3 = 4 ha	alf brido suppor	ges rted	not su _l	ppor-	
Configreg_04	RAM address 5	2 OTP / EEPROM bytes 12	2 - 14						
23 22 21 20	19 18 17 16	15 14 13 12 11 10 9	8 8	7 6	5	4 3	2	1	0
		Mult_Hb1							
Parameter	Recommended Value	Description		Setting	gs				
Mult_Hb1	-	Multiplication factor for HB1 re h1 := h1 * [-2^23 to 2^23-1],							
Configreg_05	RAM address 5	3 OTP / EEPROM bytes 15	5 - 17						
23 22 21 20	19 18 17 16	15 14 13 12 11 10 9	8 8	7 6	5	4 3	2	1	0
		Mult_Hb2							
Parameter	Recommended Value	Description		Se	ettings				
Mult_Hb2	-	Multiplication factor for HB2 re Hb2 := Hb2 * [-2^23 to 2^23		20					
Configreg_06	RAM ad	dress 54 OTP / EEPROM b	oytes 18	3 - 20					
23 22 21 20	19 18 17 16		8 8	7 6	5	4 3	2	1	0
		Mult_Hb3							
Parameter	Recommended Value	Description		Se	ttings				_
Mult_Hb3	-	Multiplication factor for HB3 re Hb3 := Hb3 * [-2^23 to 2^23	esult -1]/ 2^2	20					
Configreg_07	RAM ad	dress 55 OTP / EEPROM L	oytes 21	1 - 23					
The assignment of	of configreg 07 c	hanges in accordance to en_	tkpar (c	onfigreg	g O1, k	oit 11)		
For en_tkpar = 0	:								
23 22 21 20	19 18 17 16	3 15 14 13 12 11 10 9	9 8	7 6	5	4 3	2	1	О
	1 .5 .5 17 10	Mult_Hb4	- 10 <u> </u>	, 10	10 1	ر ا	<u> </u>	<u> </u>	10
								_	



Parameter	Recommended Value	Description
Mult_Hb4	-	Multiplication factor for HB4 result Hb4 := Hb4 * [-2^23 to 2^23-1]/ 2^20

For en_tkpar = 1

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Mult_tkpar																						

Parameter	Recommended Value	Description
Mult_tkpar	-	Multiplication factor for virtual Rspan parallel resistor tkpar := tkpar * [-2^23 to 2^23-1]/ 2^20

Configreg_08 RAM address 56 OTP / EEPROM bytes 24 - 26

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Tk-Gain (formerly Mult_TKG)																						

Parameter	Recommended Value	Description
Tk-Gain	-	Multiplication factor for Rspan correction Rs := Rs * [-2^23 to 2^23-1]/ 2^20

Configreg_09 RAM address 57 OTP / EEPROM bytes 27 - 29

23	23 22 21 20 19 18 17							15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									Tk-Of	fset ((form	erly l	VIult_	TKO;)								
Parameter Recommended Description																							
				Valu	ıe																		
Tk-O	Tk-Offset - Offset value for Rspan, directly substracted																						

Configreg_10 RAM address 58 OTP / EEPROM bytes 30 - 32

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			cal	cor							Mult	:_Ub							Mult	_PP			
0	0	0	1	0	1	0	0																

Parameter	Recommended Value	Description
Mult_Ub	-	Multiplication factor for gain compensation by means of voltage measurement. hb := hb/(1 + ub*[-128 to 127]/2^21)
Mult_PP	-	Multiplication factor for gain correction. g := g * [0 to 255]/2^7



Configreg_11 RAM address 59 OTP / EEPROM bytes 33 - 35

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ic	o_en_	digita	al																		
								/				/											
						٠,٥	eu J	riiO .cc	er 6	Jrijo .io	فالم خ	riiO iO	os / /	riiO .c	er 3	TriiO .	el S	gct.	en,	gdi .co	, eu Ò	sdo	

Parameter	Recommended Value	Description	Settings
io_en_digital	-	Enable for the input buffers for I/O 7O respectively	1: Input enabled O: Off and hence current free (recommended when using capacitive switches)
io_en_7_mio	-	Port definition	11 = input 10 = in-pull-down 01 = in-pullup 00=out
io_en_6_mio	-	Port definition	11 = input 10 = in-pull-down 01 = in-pullup 00=out
io_en_5_mio	-	Port definition	11 = input 10 = in-pull-down 01 = in-pullup 00=out
io_en_4_mio	-	Port definition	11 = input 10 = in-pull-down 01 = in-pullup 00=out
io_en_3_mio	-	Port definition	OO = output O1 = input with pull-up 1O = input with pull down 11 = input
io_en_2_sck	-	Port definition	OO = output O1 = input with pull-up 1O = input with pull down 11 = input
io_en_1_sdi	-	Port definition	OO = output O1 = input with pull-up 1O = input with pull down 11 = input
io_en_O_sdo	-	Port definition	OO = output O1 = input with pull-up 1O = input with pull down 11 = input



23 22 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 0 1		0	1	0	1	0				1	1	1	0	1	0	1	0	0	0	0	0
Hat he be the day en court	comp (,ch	OH .	ed def	id.	Jed of	nutio	sel , sel di	Sall	id)	arii M	iste re	duction of the state of the sta	of drain	JA din	le sur	Jio vi	dip re	dundar	/ (\$ [®]	

Parameter	Recommended Value	Description	Settings
irq_dsp_sel	0	Pin assignment for the DSP interrupt	0: GPI03 1: GPI04
lcd_clk_pol	-	Lcd clock polarity	O: low pulse (active low) 1: high pulse (active high)
dis_pp_cycle_mod	1	Enables / disables gain measurement cycle modification	O = enable 1 = disable
sel_comp_int		Selects between internal or external comparator	O: internal comparator 1: external comparator
con_comp [1:0]	0	Controls the comparator switch of mode	OO : off O1 : on during measurement 10 : on during load 11 : always on
ext_eeprom_clk_ speed	1	Controls the speed of the eeprom clock	OO: fastest 11: slowest
irq_dsp_edge	0	Sets edge sensivity of of DSP the interrupt	1: negative edge O: positive edge
irq_dsp_en	-	Exclusive DSP Interrupt enable, The measuremen resumes after the interrupt is processed	1: Interrupt enabled O: Interrupt disabled
multio3_sel (Mult_IO3 output)	0	Sets configuration of with GPIO3 Pin	O= multio3 1= Interrupt due to measurement end 2= uart_txd 3= lcd_clk
multio3_sel (Mult_IO3 input)	0	Sets configuration of with GPIO3 Pin	O= multio3 1= Input for external interrupt
lcd_clk_sel [1:0]		Clock for external LCD Driver Double the 10kHz Clock GPIO3 or GPIO4 must be configu- red respectively	Pulse width can be programmed as follows: O: Off 1: 100ns Pulse 2: 200ns Pulse 3: 800ns Pulse
sel_refrewsh_vlt [1:0]		Refresh rate of the 1.8V Voltage	0= 20 Hz 1= 10 Hz 2= 5 Hz 3= after every end_avg



en_emi_noise_re- duction	1	Enables modified control of strain gage measurement to suppress EMI influence	O = disabled 1 = enabled
lcd_clk_open_ drain	0	Generates open drain LCD clock on I/O 3 or I/O 4	O = Standard LCD clock output 1 = Open drain LCD clock output
otp_always_on	0	OTP Memory control	1 : OTP is on permanently (Safety option)
usr_epr_prg_time	0	Configures programming time of the EPROM	0 = 6.4ms, 1 = 12.6ms, 2 = 6.4ms, only erase 3 = 6.4ms, only write
otp_redundance	0	Sets OTP redundancy	O = no redundancy (OTP 8k) 1 = 2 Bit redundancy (OTP 4K)

Configreg_13: RAM address 61 OTP / EEPROM bytes 39 - 41

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										mi	_enal	ole				sel	qha			r	nultic	4_se	el
0	0	0	0		0		0	0	1				1	1	0	1	1	0	1				
ine selle	Sen?	ESS LE	, dect	Sel J	Children Children	CHEST COL	undate	ate		g	ise dis	3harde											

Settings **Parameter** Recommended Description Value 0 O = disabledstore_tdc_time The TDC times are summed up and stored in Ram cells 192 -1 = enabled 223 and are accessible to the user program. Enables integrated RC oscillator sel_rc_osc1 1 = enable Ω = disable (high resolution) Recommended value: 0 crf_tau 0 Enable the additional stage of Low Pass Enables the on chip RC oscillasel_rc_osz2 1 = enabletor (low resolution) O = disable0 O = 10 kHzmi_sel_clk5k Select basic clock frequency of the multi input ports 1 = 5 kHz1 Select final update rate for Basic frequency = 10kHzmi_updaterate multi input ports based on basic 0 12.5 Hz 25 Hz clock frequency 1 2 50 Hz 3 100 Hz Basic frequency = 5kHz6.25 Hz 12.5 Hz 0 1 2 25 Hz 50 Hz



mi_enable[2:0]	-	Controls each of the the multi input ports individually	1 = Enable O = Disable
sense_discharge	1	Sets fast discharge of comparator's low pass capacitor	1 = enabled
multio4_sel (Mult_IO4 output)	0	Sets configuration of with GPIO4 Pin	O = multio4 1 = Interrupt due to measurement end 2 = uart_txd 3 = Icdclk 4 = clk1Odiv_3 5 = clk1Odiv_4 6 = epr_acc 7 = clk675khz 8 = phase shifter 9 = start_stop 10 = sense_ac1_comp2 11 = clk1Okhz 12 = clkalu 13 = epr_acc 14 = otp_racc 15 = ?
multio4_sel (Mult_IO4 input)	0	Sets configuration of with GPIO4 Pin	O= multio4 1= Input for external interrupt

Configreg_14: RAM address 62 OTP / EEPROM bytes 42 - 44

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	ban	dgap.	_trim										mp_	num							calt	ime			
0	1	0	0	1		0	0	1		0	0	0	0	1	1	0	0	1	1	0	0	1			
	Parameter Pecammended									J. Jitt.	J					Ó	Settings								
Par	Parameter Recommended Value								De	scrip	tion					!	Settings								
upd	upd_vlt[1:0] 0								Sets frequency rate of voltage measurement									very (fter e	very	refre	sh refre:	₅h			
mp_	mp_num[3:0] 3 Number of multi pulses															_									
en_s	stop2	2			1				Ch	anne	l 2 ei	nable				- 1	1 = ei 0 = di	nable isable					_		
en_stop1 1 CI								Channel 1 enable						- 1	1 = enable 2 = disable										



caltime[1:0]	1	Number of Calibration periods	O: 1 Period 1: 2 Periods 2: 4 Periods 3: 4 Periods
sel_rtemp_300R	-	Select internal reference resistor for integrated temperature mea- surement	O: 600 Ohm (recommended for 1 k strain gauge) 1: 300 Ohm (recomended for 350 Ohm strain gages)

Configreg_15: RAM address 63 OTP / EEPROM bytes 45 - 47

The assignment of configreg 15 changes in accordance to cport_adapt setting

For cport_adapt = 1

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					cpor	t_en				C	oort_	thres	sh					n.	C.				
1	0	0	0	0	0	0	0	0	1	1	0	0	1	0	0								
Jiphate cu		(d)																		, adi	jo ^{t, goo}	, ed	

Parameter	Recommended Value	Description	Settings
cport_adapt	1	Automatic threshold adaption of the capacitive ports	O = disabled 1 = enabled
cport_update		Sampling frequency for capacitive ports	0 = 39 Hz 1 = 78 Hz
cport_r [1:0]	-	Selects the integrated discharging resistor for capacitive sensing	0 = 25k 1 = 50k 2 = 100k 3 = 200k
cport_en	-	Bitwise enable for each of the 4 capacitive sensor keys	O = off 1 = on
cport_thresh	100	Initial setting to define the minimal threshold of the capactive switches.	
cport_adapt_speed	1	Speed control for automatic threshold adaption	O = not supported 1 = fast 2 = medium 3 = slow



For cport_adapt = 0

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					cpor	t_en				ср	ort_t	hres	n2					ср	ort_t	hresl	h1		
0	0	0	0	0	0	0	0																

chark allah chark lividi

Parameter	Recommended Value	Description	Settings
cport_adapt	0	Manual threshold adaption of the capacitive ports via cthresh1 & 2	O = disabled 1 = enabled
cport_update		Sampling frequency for capacitive ports	0 = 39 Hz 1 = 78 Hz
cport_r [1:0]	-	Selects the integrated discharging resistor for capacitive sensing	0 = 25k 1 = 50k 2 = 100k 3 = 200k
cport_en	-	Bitwise enable for each of the 4 capacitive sensor keys	O = off 1 = on
cport_thresh2	-	Defines threshold for capacitive ports 3 & 4	
cport_thresh1	-	Defines threshold for capacitive ports 1 & 2	



UART - Configreg_80: RAM address 80 Status Register

[23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r	r											r		scon	ı			u	art_r	ec_b	uf		
Je Jak Jah	N. jalar*		= re	ad or	nlv et	atus:			giatus	SUBITE	C+ dav	, gai												

Parameter	Recommended Value	Description	Settings
status_uart_stop	read only	Indicates reception of he stop bit at the end of a data byte received by the UART	
status_uart_start	read only	Status of the start bit that actually begins the reception of a data byte. The status of this bit helps to identify if the reception started was because of a glitch on the RXD pin or a valid start bit.	
status_uart_rx_data_ par	read only	Parity of the 8 data bits received by the UART. Counts number of logic 1s in the received data byte	O: indicates an even parity 1: indicates an odd parity
scon	read only	Indicates the status of UART data transmission	O: indicates Receive interrupt 1: indicates Transmit interrupt 2: indicates Status of the 9th received data bit
uart_rec_buf	read only	Data Byte received by the UART	



UART - Configreg_84: RAM address 84

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	uart_sbuf_i15														n,	/c							

Parameter	Recommended Value	Description	Settings
uart_sbuf_i15	-	UART Send FIFO: 15th transmit byte	

UART - Configreg_86: RAM address 86

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	uart_sbuf_i2										uart_	sbuf	_i1					ua	art_s	buf_i0	1		

Parameter	Recommended Value	Description	Settings
uart_sbuf_i2	-	UART Send FIFO 3rd transmit byte	
uart_sbuf_i1	-	UART Send FIFO 2nd transmit byte	
uart_sbuf_iO	-	UART Send FIFO 1th transmit byte	



UART - Configreg_87: RAM address 87

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	uart_sbuf_i5									u	art_s	buf_i	4					u	art_s	buf_i	3		

Parameter	Recommended Value	Description	Settings
uart_sbuf_i5	-	UART Send FIFO 6th transmit byte	
uart_sbuf_i4	-	UART Send FIFO 5th transmit byte	
uart_sbuf_i3	-	UART Send FIFO 4th transmit byte	

UART - Configreg_88: RAM address 88

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	uart_sbuf_i8								u	art_s	buf_i	7					u	art_s		6			

Parameter	Recommended Value	Description	Settings
uart_sbuf_i8	-	UART Send FIFO 9th transmit byte	
uart_sbuf_i7	-	UART Send FIFO 8th transmit byte	
uart_sbuf_i6	-	UART Send FIFO 7th transmit byte	

UART - Configreg_89: RAM address 89

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	uart_sbuf_i11								ua	ırt_sk	ouf_i1	10					u	art_s	hiit i	9			

Parameter	Recommended Value	Description	Settings
uart_sbuf_i11	-	UART Send FIFO 12th transmit byte	
uart_sbuf_i10	-	UART Send FIFO 11th transmit byte	
uart_sbuf_i9	-	UART Send FIFO 10th transmit byte	

5-21



UART - Configreg_90: RAM address 90

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	uart_sbuf_i14									ua	rt_sk	ouf_i1	13					ua	art_sl	out i	12		

Parameter	Recommended Value	Description	Settings
uart_sbuf_i14	-	UART Send FIFO 15th transmit byte	
uart_sbuf_i13	-	UART Send FIFO 14th transmit byte	
uart_sbuf_i12	-	UART Send FIFO 13th transmit byte	

UART - Configreg_91: RAM address 91

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																ua	rt_ba	aud_r	ate	uart	t_tx_c	nt[3	:0]
				0	1				0					0	0	0	1	0	1				
J.	it to de	Jer ^k Jer ^k	d Maria	divides,	Jan at his	Supplied of the supplied of th	Jec y	, k dis	Jen	ac lin	jer jer	J. J. J. S.	, ret	gal	J								

Parameter Recommended Description Settings Value Enables the UART irq_uart_en receive interrupt to the DSP. It does not affect the IRQ_DSP_ EN in any way. Highest bit to count uart_tx_cnt [4] the number of bytes received by the UART. See also bit O to 3 Switches on the osuart_clk_en cillator clock (4MHz or 3.6864 MHz) for **UART**



uart_4Mhz_divider	-	UART clock divider	1 : Uses the 4MHz oscillator clock for the baud rate generation. O: If a 3.6864 MHz oscillator is used. Enable baud rate generation based on this clock frequency.
uart_rec_int_ack	-	This bit must be written to 1 in order to clear the RI, i.e. scon_o<0> [Bit 8 of Reg.80]. This is an acknowledgment to the receive interrupt, so that the receive interrupt will be set again when a further new byte will be received.	
uart_mpcomm	-	Multi-processor communication UART Mode 1	1: Receive Interrupt (RI) is not set when the 9th data bit is 0 O: Receive Interrupt (RI) is always set irrespective of the status of the 9th data bit
		Multi-processor com- munication UART Mode O	1: Receive Interrupt (RI) is not set when the Stop bit is O O: Receive Interrupt (RI) is always set irrespective of the status of the stop bit
uart_auto_det_stop	-	Configures Receive interrupt conditions	1: Receive interrupt (RI) is set only if a valid stop bit is received at the end of the data byte. O: Receive interrupt (RI) is set independent whether a stop bit is received or not.
uart_rec_int_dis	0	DSP interrupt gene- ration	O: DSP interrupt with every received byte 1: Disable of interrupt generation to DSP
uart_mode	-	Defines the UART operating modes	O: 8 Bit without parity 1: 8 Bit with automatically generated parity
uart_rec_en	-	UART receive enable	
uart_par	-	Parity to be used by the UART when sen- ding the data byte.	O: indicates an even parity, i.e. Even number of 1s in the transmitted data byte 1: indicates an odd parity, i.e. Odd number of 1s in the transmitted data byte
uart_trans	-	Start UART data transmission	



uart_rdx_sel	-	Determines the GPIO to be used as receive input RXD	3: GPI05 2: GPI04 1: GPI03 0: GPI02		
uart_baud_rate	-	Sets UART Baudrate	Baudrate	With 3.6864MHz clock	With 4MHz clock
			300	0	0
			600	1	1
			1200	2	2
			2400	3	3
			4800	4	4
			9600	5	5
			19200	6	6
			38400	7	7
			57600	8	8
			76800	9	9
			115200	10	10
uart_tx_cnt[3:0]	-	Defines the number of bytes to be transmitted by the UART.			



Table of Contents

Page


6 Central Processing Unit	(CPU) 6-2
6.1 Block Diagram	6-2
6.2 Memory Organization	6-2
6.2.1 RAM Organization	6-5
6.2.2 RAM Address Pointer	6-6
6.3 Arithmetic Logic Unit (ALU)	6-6
	6-6
6.3.2 Flags	6-6
	6-7
6.4.1 Result Registers	6-7
	6-9
6.6 Instruction Set	6-10
6.6.1 Branch instructions	6-10
6.6.2 Arithmetic operations	6-10
6.7 System Reset, Sleep Mode and Auto	-configuration6-35
	6-36
6.7.2 Watchdog Reset	6-36
6.7.3 External Reset on Pin 6	6-36
6.7.4 Sleep Mode	6-36
-	6-36
6.9 Timer	6-37



6 Central Processing Unit (CPU)

6.1 Block Diagram

Figure 6.1 Block Diagram



6.2 Memory Organization

Figure 6.2 PSO9 Memory Organization

. 1941 0 012 1 000 111011			
FFFF h	65535	ROM Program memory	4k
F000 h	61440		
EFFF h	61439		
		Reserved	
2000 h	8192		
1FFF h	8191		
		User program Memory 8192 bytes of OTP / External EEPROM	8k
0000 h	0000		



The program memory in PSO9 available for user programming is 8kbyte in size. This 8kB program memory is implemented by an on chip One Time Programmable ROM, the OTP. An 8kB external EE-PROM can be addressed optionally instead of the OTP during program development stages. On power up, as a standard operation the PSO9 checks for the presence of an EEPROM by reading address O. If the external EEPROM has to be recognized and used as program memory instead of the OTP, the address O of the EEPROM which corresponds to bits 23..16 of Configuration register O(tdc_conv_cnt) have to be programmed to any value other than OO and FF. The lower 48 bytes in the OTP are reserved for an automatic configuration of the PSØ9 during a power-on reset. 3 successive bytes are added to a 24 bit word. So there are 16 words of 24 bit each that are used for configuration register O to 15. During a power- on reset they are copied into RAM address 48 to 63.

In PSO9, 4kbytes is reserved for the ROM starting at address FOO0 h. All computation routines needed for the PICOSTRAIN measuring method reside here. The program can jump back from the ROM to the OTP/external EEPROM when configured.

The user EEPROM in PSO9 is 128 bytes of 8 bits each. This user EEPROM can be used to store calibration data that can be accessed from the user program. The processor can write to and read from these EEPROM byte-wise using the putepr and getepr op-codes. This EEPROM hangs on the same address bus as the RAM. Hence the RAM address pointer is used to address both the user EEPROM and the RAM.






Figure 6.3 EEPROM and RAM-sdressing via RAM Adress Pointer When the RAM address pointer is set to a value and opcodes puter and geter are used, the RAM address pointer points to the respective byte in the user EEPROM. Hence operations are carried out with the respective user EEPROM byte. All other op-codes like move r,x result in the RAM address pointer to point to the RAM, hence the operation is done on the RAM content.

The following sample code illustrates how the RAM address pointer is used to access the user EE-PROM and the RAM, based on the op code used.

Sample code:

```
Ramadr
            3
                  // Sets the RAM address pointer to address 3
            r, x // Moves the content of the X accumulator to the
Move
                  // RAM address 3
                  // RAM Address Pointer is pointing to the RAM
Ramadr
                  // Sets the RAM address pointer to address 4
                  // Gets the content of the user EEPROM address
Getepr
            Х
                  // 4 into the X accumulator
                  // RAM Address Pointer is pointing to the user EEPROM
            3
                  // Sets the RAM address pointer to address 3
Ramadr
                  // Moves the content of the X accumulator to the user EEPROM
Putepr
            Х
                  // address 3
                  // RAM Address Pointer is pointing to the user EEPROM
                  // Clears the content of RAM address 3
Clear
            r
                  // RAM Address Pointer is pointing to the RAM
```



6.2.1 RAM Organization

Table 6.1 RAM adress organization

Table 6.1 RAM adress organization		
255	Modrspan result	
254	Timer	
253	I/O status - falling, rising and pressed status of the 8 GPIO s	
252	Status of the 24 Multi Input keys, Pressed or Released	
251	Status : rising edge on the 24 Multi Input keys	
250	Status : falling edge on the 24 Multi Input keys	
249	UBATT	
248	CAL	
247	HB1+	
246	Status flags	
245	p1/p2	
244	HBO = (A-B)+(C-D)+()/(A+B)+(C+D)+() *	
243	HB4 = (G-H)/(G+H)	
242	HB3 = (E-F)/(E+F)	
241	HB2 = (C-D)/(C+D)	
240	HB1 = (A-B)/(A+B)	
239 208	System RAM	
207	User RAM 207	
 96	User RAM 96	
95 92	Reserved	
91 86	UART Config/status reg	
85 81	Internal registers	
80	UART Config/status reg	
79 64	Reserved for internal use	
63	Config reg 15	
48	Config reg O	
47	User RAM 47	
 32	User RAM 32	
31 16	User RAM in stand-alone mode; Status and Result registers in front end mode (same content as 255-240)	
15	User RAM 15	
0	User RAM O	

^{*} Parameters A..F represent the discharging times at the different ports, see section 6.2.4 Result Registers for more details




6.2.2 RAM Address Pointer

The RAM has its own address bus with 256 addresses. The width of 24 bit corresponds to the register width of the ALU. By means of the RAM address pointer a single RAM address is mapped into the ALU. It then acts as a fourth accumulator register. Changing the RAM address pointer does not affect the content of the addressed RAM. The RAM address pointer itself is modified by separate opcodes (ramadr, incramadr,...). As explained in the previous section, the RAM address bus is additionally used to address 128 bytes of user EEPROM with particular op codes.

6.3 Arithmetic Logic Unit (ALU)

Figure 6.2 ALU block diagram



6.3.1 Accumulators

The ALU has three 24-Bit accumulators, X, Y and Z. The RAM is addressed by the RAM address pointer and the addressed RAM cell is used as forth accumulator. A single RAM address is mapped into the ALU by the ram address pointer. So in total there are 4 accumulators. All transfer operations (move, swap) and arithmetic-operations (shift, add, mult24...) can be applied to all accumulators.

6.3.2 Flags

The processor controls 4 flags with each operation. Not-Equal and Sign flags are set with each write access to one of the accumulators (incl. RAM). Additionally, the Carry and Overflow flags are set in case of a calculation (Add/Sub/shiftR). It is possible to query each flag in a jump instruction.



6.3.2.1 Carry

Shows the carry over in an addition or subtraction. With shift operations (shiftL, rotR etc.) it shows the bit that has been shifted out.

Not-equal zero

This flag is set to zero in case a new result not equal to zero is written into an accumulator (add, sub, move, swap etc.).

6.3.2.2 Sign

The sign is set when a new result is written into an accumulator (add, sub, move, swap etc.) and the highest bit (MSB) is 1.

6.3.2.3 Overflow

Indicates an overflow during an addition or subtraction of two numbers in two's complement representation.

6.4 Status and Result Registers

The RAM addresses used to access the Status- and Result registers are equivalent to that of



PSO81, but with an offset address of 224. In PSO81 the results are located at address with PS09 16 to 31, in PS09 they are in address 240 to 255 (224+16 to 224+31)

Example:

HBO value = RAM address: **20** in PSO81

HBO value = RAM adress: 244 (224 + 20) in PSO9

6.4.1 **Result Registers**

Content of the RAM result registers at the end of a measurement:

ram=240: HB1=(A-B) / (A+B)HB1 un-compensated ram=241 : HB2=(C-D) / (C+D) HB2 un-compensated ram=242 : HB3=(E-F) / (E+F) HB3 un-compensated ram=243 : HB4=(G-H) / (G+H) HB4 un-compensated

ram=244 : HBO=(A-B)+(C-D)+(..)/

> (A+B)+(C+D)+(...)HBO compensated sum

: TMP=P1/P2 ram=245 Temperature measurement value

See 6.3.2 ram=246 : Status flags

ram=247 : HB1+ Time measurement TDC at SG A1, Pin11

ram=248 : CAI Resolution TDC

ram=249 : UBATT Measured supply voltage

ram=250 : Status Multi F Indicates falling edge occurrence on 24 possible Multi

Input keys



ram=251 : Status Multi R	Indicates rising edge occurrence on 24 p	possible Multi Input

keys

ram=252 : Status_Multi_P Status of the 24 Multi Input keys, Pressed or Released

ram=253 : Status_IO Falling, Rising and Current Status of 8 GPIO pins ram=254 : Timer Status of the timer on measurement completion ram=255 : Modrspan Rspan value on measurement completion : TBD

Descriptions:

A: Discharge time measurement at

B: Discharge time measurement at SG_A2
C: Discharge time measurement at SG_B1
D: Discharge time measurement at SG_B2
E: Discharge time measurement at SG_C1
F: Discharge time measurement at SG_C2
G: Discharge time measurement at SG_D1
H: Discharge time measurement at SG_D2

P1: Discharge time measurement through the built in temperature measurement

resistor at SG_D1

P2: Discharge time measurement at SG_D1

Formats:

HB1: Result in 100 ppm, HB1/100 = result in ppm
HB2: Result in 100 ppm, HB2/100 = result in ppm
HB3: Result in 100 ppm, HB3/100 = result in ppm
HB4: Result in 100 ppm, HB4/100 = result in ppm
HB0: Result in 100 ppm, HB0/100 = result in ppm

TMP: Result(Tmp) = $(TMP * 2^20) - 1$

Status: See above

HB1+: Result (HB1+)/ns = 250 * HB1+ /214 [4MHz clock]
CAL: Result (Cal)/ps = 250,000 / CAL [4MHz clock]

UBATT: Result (UBATT)/V = 2.0+1.6*UBATT/64

HB1, HB2, HB3, HB4, HBO and TMP are given as two's complement. MSB = 1 indicates a negative value. To get the positive value calculate $X - 2^24$.



Explanation:

Based on a standard extension of a load cell (2 mV/V) the resistance variation is 0.2 %, e.g. 2 Ω at a 1000 Ω load cell. The change of 0.2 % corresponds to 2000 ppm. For reasons of internal calculations and accuracy, the result is given in x100 of 2000 ppm (= 200,000 ppm). Please note, that the value in this register depends not only on the load cell's sensitivity but also on the Mult_HBx setting in PS09. This explanation is based on Mult_HBx = 1.

Examples:

- 1.5 mV/V load cell, PICOSTRAIN wiring, Mult_HBx = 1:
- 1.5 mV/V = 1500 ppm à result in PSO9 at maximum strain: 150,000 (0xO249FO)

2 mV/V load cell, Wheatstone wiring, Mult_HBx = 1:

2 mV/V means 1.333 mV/V in Wheatstone = 1333 ppm (due to a reduction in strain) -> result in PSO9 at maximum strain: 133,333 (0x0208D5)

1 mV/V load cell, Picostrain wiring, Mult_HBx = 4:

1 mV/V = 1000 ppm à result in PS09 at max. strain: 400,000 (0x061A80)

6.5 Status Register

Table 6.3 Status Register (RAM Address 246)

Bit	Description
Status[23]= flg_status_cport4	Status flag of capacitive port 4
Status[22]= flg_status_cport3	Status flag of capacitive port 3
Status[21]= flg_status_cport2	Status flag of capacitive port 2
Status[20]= flg_status_cport1	Status flag of capacitive port 1
Status[19]= flg_rstpwr	1 = Power-on reset caused jump into OTP / ext. EEPROM
Status[18]= flg_rstssn	1 = Pushed button caused jump into OTP / ext. EEPROM
Status[17]= flg_wdtalt	1 = Watchdog interrupt caused jump into OTP / ext. EEPROM
Status[16]= flg_endavg	1 = End of measurement caused jump into OTP / ext. EEPROM
Status[15]= flg_intavO	1 = Jump into OTP / ext. EEPROM in sleep mode
Status[14]= flg_ub_low	1 = Low voltage
Status[13]= flg_errtdc	1 = TDC error
Status[12]= reserved	1 = reserved
Status[11]= flg_err_cport	1 = Error at capacitive ports



Bit	Description
Status[10]= flg_errprt	1 = Error at strain gauge ports
Status[09]= flg_timout	1 = Timeout TDC
Status[08]= flg_ext_interrupt	1 = DSP start by external interrupt
Status[07]= flg_cport4_r	1 = Rising edge at capacitive port 4, 0 = no edge
Status[06]= flg_cport3_r	1 = Rising edge at capacitive port 3, 0 = no edge
Status[05]= flg_cport2_r	1 = Rising edge at capacitive port 2, 0 = no edge
Status[04]= flg_cport1_r	1 = Rising edge at capacitive port 1, 0 = no edge
Status[03]= flg_cport4_f	1 = Falling edge at capacitive port 4, O = no edge
Status[02]= flg_cport3_f	1 = Falling edge at capacitive port 3, O = no edge
Status[O1]= flg_cport2_f	1 = Falling edge at capacitive port 2, O = no edge
Status[00]= flg_cport1_f	1 = Falling edge at capacitive port 1, O = no edge

^{*} Pin numbers in brackets = dice

The status of the inputs can be queried from the status registers at RAM address 250 to 252. Please see chapter 4.4.4 on page 4-17 for more details

6.6 Instruction Set

The complete instruction set of the PSO9 consists of 69 core instructions that have unique op-codes decoded by the CPU.

6.6.1 Branch instructions

There are 3 principles of jumping within the code:

Jump. Absolute addressing within the whole address space of 8kB.

Branch. Relative to the actual address, jump within the address range of -128 to +127.

Skip. Jump ahead up to 3 op-codes (3 to 15 bytes).

The assembler puts together jump and branch into goto-instructions.

It is possible to jump into subroutines only by means of absolute jumps and without any condition.

6.6.2 Arithmetic operations

The RAM is organized in 24 Bit words. All instructions are based on two's complement operations. An arithmetic command combines two accumulators and writes back the result into the first mentioned accumulator. The RAM address pointer points to the RAM address that is handled in the same way as an accumulator. Each operation on the accumulator affects the four flags. The status of the flags refers to the last operation.

PSØ9



Table 6.4 Instruction set

Simple Arithmetic	Complex Arithmetic	Shift & Rotate	RAM access
abs	div24	clrC	clear
add	divmod	rotl	decramadr
compare	mult24	rotR	incramadr
compl	mult48	setC	move
decr		shiftL	ramadr
getflag		shiftR	swap
incr			
sign			
sub			

Logic	Bitwise	EEPROM access OTP/external EPROM
and	bitclr	equal
eor	bitinv	getepr
nor	bitset	putepr
invert		usrEprInit
nand		addepr
nor		
or		

Unconditional jump	Skip on Flag	Miscellaneous
skip		
goto		clk10kHz
gotoBitC	skipBitC	clrwdt
gotoBitS	skipBitS	nop
gotoCarC	skipCarC	stop
gotoCarS	skipCarS	initTDC
gotoEQ	skipEQ	newcyc
gotoNE	skipNE	
gotoNeg	skipNeg	
gotoOvrC	skip0vrC	
gotoOvrS	skip0vrS	
gotoPos	skipPos	
jsub		
jsubret		



abs	Absolute value of register
Syntax:	abs p1
Parameters:	p1 = ACCU[x,y,z,r]
Calculus:	p1 := p1
Flags affected:	COSZ
Bytes:	2
Cycles:	2
Description:	Absolute value of register
Category:	Simple arithmetic
add	Addition
Syntax:	add p1,p2
Parameters:	p1 = ACCU [x,y,z,r] p2 = ACCU [x,y,z,r] or 24-Bit number
Calculus:	p1 := p1 + p2
Flags affected:	COSZ
Bytes:	1 (p2 = ACCU) 4 (p2 = number)
Cycles:	1 (p2 = ACCU) 4 (p2 = number)
Description:	Addition of two registers or addition of a constant to a register
Category:	Simple arithmetic
addepr	
Syntax:	addepr x
Parameters:	ACCU[x]
Calculus:	x = x+Value (EEprom(rampointer))
Flags:	ZSCO
Bytes:	2
Cycles:	100200
Description:	Adds the value from the content of the EEPROM register, currently addressed by the ram address pointer, to the X-Accumulator.
Category:	EEPROM access



and	Logic AND
Syntax:	and p1,p2
Parameters:	p1 = ACCU [x,y,z,r] p2 = ACCU [x,y,z,r] or 24-Bit number
Calculus:	p1 := p1 AND p2
Flags affected:	SZ
Bytes:	2 (p2 = ACCU)
5 (p2 = number)	
Cycles:	3 (p2 = ACCU)
6 (p2 = number)	
Description:	Logic AND of 2 registers or Logic AND of register and constant
Category:	Logic
bitclr	Clear single bit
Syntax:	bitclr p1,p2
Parameters:	p1 = ACCU [x,y,z,r] p2 = number 0 to 23
Calculus:	p1:=p1 and not (1< <p2)< td=""></p2)<>
Flags affected:	SZ
Bytes:	2
Cycles:	2
Description:	Clear a single bit in the destination register
Category:	Bitwise
bitinv	Invert single bit
Syntax:	bitinv p1,p2
Parameters:	p1 = ACCU [x,y,z,r] p2 = number 0 to 23
Calculus:	p1:=p1 eor (1< <p2)< td=""></p2)<>
Flags affected:	SZ
Bytes:	2
Cycles:	2
Description:	Invert a single bit in the destination register
Category:	Bitwise



bitset	Set single bit
Syntax:	bitset p1,p2
Parameters:	p1 = ACCU [x,y,z,r] p2 = number O to 23
Calculus:	p1:=p1 or (1< <p2)< td=""></p2)<>
Flags affected:	SZ
Bytes:	2
Cycles:	2
Description:	Set a single bit in the destination register
Category:	Bitwise
clear	Clear register
Syntax:	clear p1
Parameters:	p1 = ACCU[x,y,z,r]
Calculus:	p1 := 0
Flags affected:	SZ
Bytes:	1
Cycles:	1
Description:	Clear addressed register to O
Category:	RAM access
clk10khz	Clock source 10 kHz
Syntax:	clk1Okhz p1
Parameters:	p1 = number O or 1
Calculus:	-
Flags affected:	-
Bytes:	2
Cycles:	3
Description:	Change clock source of processor to 10 kHz. The clock of the processor is switched to the slower 10 kHz clock instead of the 40 MHz. The 10 kHz clock is still stable to variations in temperature and supply voltage. If p1 is set to 1 the 10 kHz clock is on, if p1 == 0 the 10 kHz clock is off. With the 10Khz clock beeper application at the I0-Port may programmed with the microcontroller. Do not switch directly between CLK4MHz and CLK 10kHz.
Category:	Miscellaneous



clrC	Clear flags
Syntax:	clrC
Parameters:	-
Calculus:	-
Flags affected:	CO
Bytes:	1
Cycles:	1
Description:	Clear Carry and Overflow flags
Category:	Shift and Rotate
clrwdt	Clear watchdog
Syntax:	clrwdt
Parameters:	-
Calculus:	-
Flags affected:	-
Bytes:	2
Cycles:	
Description:	Clear watchdog. This opcode is used to clear the watchdog at the end of a program run. Apply this opcode right before ,stop'.
Category:	Miscellaneous
compare	Compare two values
Syntax:	compare p1,p2
Parameters:	p1 = ACCU [x,y,z,r] p2 = ACCU [x,y,z,r] or 24-Bit number
Calculus:	-:=p2-p1 only the flags are changed but not the registers
Flags affected:	COSZ
Bytes:	1 (p1=ACCU, p2=ACCU) 4 (p1=ACCU, p2=NUMBER)
Cycles:	1 (p1=ACCU, p2=ACCU) 4 (p1=ACCU, p2=NUMBER)
Description:	Comparison of 2 registers by subtraction. Comparison of a constant with a register by subtraction The flags are changed according to the subtraction result, but not the registers contents themselves
Category:	Simple arithmetic



compl	Complement
Syntax:	compl p1
Parameters:	p1 = ACCU[x,y,z,r]
Calculus:	p1 := - p1 = not p1 + 1
Flags affected:	SZ
Bytes:	2
Cycles:	2
Description:	two's complement of register
Category:	Simple arithmetic
decr	Decrement
Syntax:	decr p1
Parameters:	p1 = ACCU[x,y,z,r]
Calculus:	p1 := p1 - 1
Flags affected:	COSZ
Bytes:	1
Cycles:	1
Description:	Decrement register
Category:	Simple arithmetic
decramadr	Decrement RAM address pointer
Syntax:	decramadr
Syntax: Parameters:	
Parameters:	decramadr -
Parameters: Calculus:	decramadr
Parameters: Calculus: Flags affected:	decramadr
Parameters: Calculus: Flags affected: Bytes:	decramadr
Parameters: Calculus: Flags affected: Bytes: Cycles:	decramadr
Parameters: Calculus: Flags affected: Bytes: Cycles: Description:	decramadr 1 1 Decrement RAM address pointer by one Ram Access
Parameters: Calculus: Flags affected: Bytes: Cycles: Description: Category: div24	decramadr 1 1 Decrement RAM address pointer by one Ram Access Signed division 24 Bit
Parameters: Calculus: Flags affected: Bytes: Cycles: Description: Category:	decramadr 1 1 Decrement RAM address pointer by one Ram Access Signed division 24 Bit div24 p1,p2 p1 = ACCU [x,y,z,r]
Parameters: Calculus: Flags affected: Bytes: Cycles: Description: Category: div24 Syntax:	decramadr 1 1 Decrement RAM address pointer by one Ram Access Signed division 24 Bit div24 p1,p2 p1 = ACCU [x,y,z,r] p2 = ACCU [x,y,z,r]
Parameters: Calculus: Flags affected: Bytes: Cycles: Description: Category: div24 Syntax: Parameters: Calculus:	decramadr 1 1 Decrement RAM address pointer by one Ram Access Signed division 24 Bit div24 p1,p2 p1 = ACCU [x,y,z,r]
Parameters: Calculus: Flags affected: Bytes: Cycles: Description: Category: div24 Syntax: Parameters: Calculus: Flags affected:	decramadr 1 1 Decrement RAM address pointer by one Ram Access Signed division 24 Bit div24 p1,p2 p1 = ACCU [x,y,z,r] p2 = ACCU [x,y,z,r] p1 := [p1 << 24] / p2 (if p1 < p2/2)
Parameters: Calculus: Flags affected: Bytes: Cycles: Description: Category: div24 Syntax: Parameters: Calculus:	decramadr 1 1 Decrement RAM address pointer by one Ram Access Signed division 24 Bit div24 p1,p2 p1 = ACCU [x,y,z,r] p2 = ACCU [x,y,z,r] p1 := [p1 << 24] / p2 [if p1 < p2/2] S & Z of p1
Parameters: Calculus: Flags affected: Bytes: Cycles: Description: Category: div24 Syntax: Parameters: Calculus: Flags affected: Bytes:	decramadr 1 1 Decrement RAM address pointer by one Ram Access Signed division 24 Bit div24 p1,p2 p1 = ACCU [x,y,z,r] p2 = ACCU [x,y,z,r] p1 := (p1 << 24) / p2 (if p1 < p2/2) S & Z of p1 2



divmod Signed	modulo division
Syntax:	divmod p1,p2
Parameters:	p1 = ACCU [x,y,z,r] p2 = ACCU [x,y,z,r]
Calculus:	p1 := p1 / p2 and p2 := p1 % p2
Flags affected:	SZ
Bytes:	2
Cycles:	
Description:	Signed modulo division of 2 registers, 24 higher bits of the division of 2 registers, result is assigned to p1, the rest is placed to p2
Category:	Complex arithmetic
eor	Exclusive OR
Syntax:	eor p1,p2
Parameters:	p1 = ACCU [x,y,z,r] p2 = ACCU [x,y,z,r] or 24-Bit number
Calculus:	p1 := p1 xor p2, bit combination 0 / 0 and 1 / 1 returns 0, bit combination 0 / 1 and 1 / 0 returns 1
Flags affected:	SZ
Bytes:	2 (p1=ACCU, p2=ACCU) 5 (p1=ACCU, p2=NUMBER)
Cycles:	3 (p1=ACCU, p2=ACCU) 6 (p1=ACCU, p2=NUMBER)
Description:	Logic XOR (exclusive OR, antivalence) of the 2 given registers Logic XOR (exclusive OR, antivalence) of register with constant
Category:	Logic
eorn	Exclusive NOR
Syntax:	eorn p1,p2
Parameters:	p1 = ACCU [x,y,z,r] p2 = ACCU [x,y,z,r] or 24-Bit number
Calculus:	p1 := p1 xnor p2, bit combination 0 / 0 and 1 / 1 return 1, bit combination 0 / 1 and 1 / 0 return 0
Flags affected:	SZ
Bytes:	2 (p1=ACCU, p2=ACCU) 5 (p1=ACCU, p2=NUMBER)
Cycles:	3 (p1=ACCU, p2=ACCU) 6 (p1=ACCU, p2=NUMBER)
Description:	Logic XNOR (exclusive NOR, equivalence) of the 2 given registers Logic XNOR (exclusive NOR, equivalence) of register with constant
Category:	Logic



equal	Write 3 Bytes to the OTP or the external EEPROM
Syntax:	equal p1
Parameters:	p1 = 24-Bit number
Calculus:	-
Flags affected:	-
Bytes:	3
Cycles:	
Description:	Write 3 bytes (p1) to configuration register of OTP/external EEPROM. The equal opcode is used to write 3 bytes of configuration data directly to a register. Therefore the opcode is simply used 16 times in the beginning of the assembler listing, fed with the configuration data given through p1. The configuration of the OTP/ external EEPROM is done in the lower area from byte 047, combined in 16x 24bit registers. From byte 48 upwards, the user code is written. Use this opcode to provide your own configuration instead of the standard configuration.
Category:	OTP/ External EEPROM access
getepr	Get EEPROM content
Syntax:	getepr p1
Parameters:	p1 = ACCU[x,y,z,r]
Calculus:	p1 := EEPROM register content (addressed by RAM address pointer)
Flags affected:	SZ
Bytes:	1
Cycles:	6
Description:	Get EEPROM into register. The addressed register p1 gets the EEPROM register content which is addressed by the RAM address pointer. This opcode needs temporarily a place in the program counter stack (explanation see below).
Category:	EEPROM Access
getflag	Set S and Z flags
Syntax:	getflag p1
Parameters:	p1 = ACCU [x,y,z,r]
Calculus:	signum := set if p1 < 0 notequalzero := set if p1 <> 0
Flags affected:	SZ
Bytes:	1
Cycles:	1
Description:	Set the signum and notequalzero flag according to the addressed register, content of the register is not affected
Category:	Simple arithmetic



goto	jump without condition
Syntax:	goto p1
Parameters:	p1 = JUMPLABEL
Calculus:	PC:= p1
Flags affected:	-
Bytes:	2 (relative jump)
3 (absolute jump)	
Cycles:	3 (relative jump) 4 (absolute jump)
Description:	Jump without condition. Program counter is set to target address. The target address is given by using a jump label. Jump range: O< address < 8kB See examples section for how to introduce a jump label.
Category:	Unconditional jump
gotoBitC	Jump on bit clear
	·
Syntax:	gotoBitC p1, p2, p3
Parameters:	p1 = ACCU [x,y,z,r] p2 = NUMBER [O23] p3 = JUMPLABEL
Calculus:	if (bit p2 of register p1 == 0) PC := p3
Flags affected:	-
Bytes:	3
Cycles:	4
Description:	Jump on bit clear. Program counter will be set to target address if selected bit in register p1 is clear. The target address is given by using a jump label. See examples section for how to introduce a jump label.
Category:	Bitwise
gotoBitS	Jump on bit set
	·
Syntax: Parameters:	gotoBitS p1, p2, p3 p1 = ACCU [x,y,z,r]
i di dillecei 5.	p2 = NUMBER [023] p3 = JUMPLABEL
Calculus:	if (bit p2 of register p1 == 1) PC := p3
Flags affected:	-
Bytes:	3
Cycles:	4
Description:	Jump on bit set. Program counter will be set to target address if selected bit in register p1 is set. The target address is given by using a jump label. See examples section for how to introduce a jump label.
Category:	Bitwise



gotoCarC	Jump on carry clear
Syntax:	gotoCarC p1
Parameters:	p1 = JUMPLABEL
Calculus:	if (carry == 0) PC := p1
Flags affected:	-
Bytes:	2 (relative jump) 3 (absolute jump)
Cycles:	3 (relative jump) 4 (absolute jump)
Description:	Jump on carry clear. Program counter will be set to target address if carry is clear. The target address is given by using a jump label. See examples section for how to introduce a jump label.
Category:	Goto on flag
gotoCarS	Jump on carry set
Syntax:	gotoCarS p1
Parameters:	p1 = JUMPLABEL
Calculus:	if (carry == 1) PC := p1
Flags affected:	-
Bytes:	2 (relative jump) 3 (absolute jump)
Cycles:	3 (relative jump) 4 (absolute jump)
Description:	Jump on carry set. Program counter will be set to target address if carry is set. The target address is given by using a jump label. See examples section for how to introduce a jump label.
Category:	Goto on flag
gotoEQ	Jump on equal zero
Syntax:	gotoEQ p1
Parameters:	p1 = JUMPLABEL
Calculus:	if (Z == 0) PC := p1
Flags affected:	-
Bytes:	2 (relative jump) 3 (absolute jump)
Cycles:	3 (relative jump) 4 (absolute jump)
Description:	Jump on equal zero. Program counter will be set to target address if the foregoing result is equal to zero. The target address is given by using a jump label. See examples section for how to introduce a jump label.
Category:	Goto on flag



gotoNE	Jump on not equal zero
Syntax:	gotoNE p1
Parameters:	p1 = JUMPLABEL
Calculus:	if (Z == 1) PC := p1
Flags affected:	-
Bytes:	2 (relative jump) 3 (absolute jump)
Cycles:	3 (relative jump) 4 (absolute jump)
Description:	Jump on not equal zero. Program counter will be set to target address if the foregoing result is not equal to zero. The target address is given by using a jump label. See examples section for how to introduce a jump label.
Category:	Goto on flag
gotoNeg	Jump on negative
Syntax:	gotoNeg p1
Parameters:	p1 = JUMPLABEL
Calculus:	if (S == 1) PC := p1
Flags affected:	-
Bytes:	2 (relative jump) 3 (absolute jump)
Cycles:	3 (relative jump) 4 (absolute jump)
Description:	Jump on negative. Program counter will be set to target address if the foregoing result is negative. The target address is given by using a jump label. See examples section for how to introduce a jump label.
Category:	Goto on flag
gotoOvrC	Jump on overflow clear
Syntax:	gotoOvrC p1
Parameters:	p1 = JUMPLABEL
Calculus:	if (0 == 0) PC := p1
Flags affected:	-
Bytes:	2 (relative jump) 3 (absolute jump)
Cycles:	3 (relative jump) 4 (absolute jump)
Description:	Jump on overflow clear. Program counter will be set to target address if the overflow flag of the foregoing operation is clear. The target address is given by using a jump label. See examples section for how to introduce a jump label.
Category:	Goto on flag



gotoOvrS	Jump on overflow set
Syntax:	gotoOvrS p1
Parameters:	p1 = JUMPLABEL
Calculus:	if (0 == 1) PC := p1
Flags affected:	-
Bytes:	2 (relative jump) 3 (absolute jump)
Cycles:	3 (relative jump) 4 (absolute jump)
Description:	Jump on overflow set. Program counter will be set to target address if the overflow flag of the foregoing operation is set. The target address is given by using a jump label. See examples section for how to introduce a jump label.
Category:	Goto on flag
gotoPos	Jump on positive
Syntax:	gotoPos p1
Parameters:	p1 = JUMPLABEL
Calculus:	if (S == 0) PC := p1
Flags affected:	-
Bytes:	2 (relative jump) 3 (absolute jump)
Cycles:	3 (relative jump) 4 (absolute jump)
Description:	Jump on positive. Program counter will be set to target address if the foregoing result is positive. The target address is given by using a jump label. See examples section for how to introduce a jump label.
Category:	Goto on flag
incr	Increment
Syntax:	incr p1
Parameters:	p1 = ACCU[x,y,z,r]
Calculus:	p1 := p1 + 1
Flags affected:	COSZ
Bytes:	1
Cycles:	1
Description:	Increment register
Category:	Simple arithmetic



incramadr	Increment RAM address
Syntax:	incramadr
Parameters:	-
Calculus:	-
Flags affected:	-
Bytes:	1
Cycles:	1
Description:	Increment RAM address pointer by 1
Category:	RAM access
initTDC	Initialize TDC
initTDC Syntax:	Initialize TDC initTDC
Syntax:	
Syntax: Parameters:	initTDC -
Syntax: Parameters: Calculus:	initTDC -
Syntax: Parameters: Calculus: Flags affected:	initTDC
Syntax: Parameters: Calculus: Flags affected: Bytes:	initTDC 2

invert	Bitwise inversion
Syntax:	invert p1
Parameters:	p1 = ACCU[x,y,z,r]
Calculus:	p1 := not p1
Flags affected:	SZ
Bytes:	2
Cycles:	2
Description:	Bitwise inversion of register
Category:	Logic



jsub	Unconditional jump
Syntax:	jsub p1
Parameters:	p1 = JUMPLABEL
Calculus:	PC := p1
Flags affected:	COSZ
Bytes:	3
Cycles:	4
Description:	Jump to subroutine without condition. The program counter is loaded by the address given through the jump label. The subroutine is processed until the keyword "jsubret" occurs. Then a jump back is performed and the next command after the jsub-call is executed. This opcode needs temporarily a place in the program counter stack (explanation see below). Jump range: O< address < 8kB
Category:	Unconditional Jump
jsubret	Return from subroutine
Syntax:	jsubret
Parameters:	-
Calculus:	PC := PC from jsub-call
Flags affected:	-
Bytes:	1
Cycles:	3
Description:	Return from subroutine. A subroutine can be called via "jsub" and exited by using jsubret. The program is continued at the next command following the jsub-call. You have to close a subroutine with jsubret - otherwise there will be no jump back.
Category:	Unconditional Jump
move	Move
Syntax:	move p1,p2
Parameters:	p1 = ACCU [x,y,z,r] p2 = ACCU [x,y,z,r] or 24-bit number
Calculus:	p1 := p2
Flags affected:	SZ
Bytes:	1 (p1=ACCU, p2=ACCU) 4 (p1=ACCU, p2=NUMBER)
Cycles:	1 (p1=ACCU, p2=ACCU) 4 (p1=ACCU, p2=NUMBER)
Description:	Move content of p2 to p1 (p1=ACCU, p2=ACCU) Move constant to p1 (p1=ACCU, p2=NUMBER)
Category:	RAM access



mult24	Signed 24-Bit multiplication
Syntax:	mult24 p1,p2
Parameters:	p1 = ACCU[x,y,z,r] p2 = ACCU[x,y,z,r]
Calculus:	p1 := (p1 * p2) >> 24
Flags affected:	S & Z of p1
Bytes:	2
Cycles:	30
Description:	Signed multiplication of 2 registers like mult48, but only the 24 higher bits of the multiplication of 2 registers, result is stored in p1
Category:	Complex arithmetic
mult48	Signed 48-Bit multiplication
Syntax:	mult48 p1,p2
Parameters:	p1 = ACCU[x,y,z,r] p2 = ACCU[x,y,z,r]
Calculus:	p1,p2 := p1 * p2
Flags affected:	S & Z of p1
Bytes:	2
Cycles:	30
Description:	Signed multiplication of 2 registers. Higher 24 bits of the multiplication is placed to p1 Lower 24 bits of the multiplication is placed to p2
Category:	Complex arithmetic
nand	Logic NAND
Syntax:	nand p1,p2
Parameters:	p1 = ACCU [x,y,z,r] p1 = ACCU [x,y,z,r] or 24-Bit number
Calculus:	p1 := p1 nand p2 returns only 0 in case of bit combination 1 / 1
Flags affected:	SZ
Bytes:	2 (p1=ACCU, p2=ACCU) 5 (p1=ACCU, p2=NUMBER)
Cycles:	3 (p1=ACCU, p2=ACCU) 6 (p1=ACCU, p2=NUMBER)
Description:	Logic NAND (negated AND) of the 2 given registers Logic NAND (negated AND) of register with constant
Category:	Logic



newcyc	Start TDC
Syntax:	newcyc
Parameters:	-
Calculus:	-
Flags affected:	-
Bytes:	2
Cycles:	3
Description:	Start of TDC. This opcode can be used after configuration and initialization of the PSØ9 to start a new measurement cycle. Normally this is done by the PSØ81 ROM routines itself, but in case of custom-designed reset procedures this opcode can play a role.
Category:	Miscellaneous
	In
nop	No operation
Syntax:	-
Parameters:	-
Calculus:	-
Flags affected:	-
Bytes:	1
Cycles:	1
Description:	Placeholder code or timing adjust (no function)
Category:	Miscellaneous
nor	Logic NOR
Syntax:	nor p1,p2
Parameters:	p1 = ACCU [x,y,z,r] p2 = ACCU [x,y,z,r] or 24-Bit number
Calculus:	p1 := p1 nor p2 returns only 1 in case of bit combination 0 / 0
Flags affected:	SZ
Bytes:	2 (p1=ACCU, p2=ACCU) 5 (p1=ACCU, p2=NUMBER)
Cycles:	3 (p1=ACCU, p2=ACCU) 6 (p1=ACCU, p2=NUMBER)
Description:	Logic NOR (negated OR) of the 2 given registers Logic NOR (negated OR) of register with constant
Category:	Logic



or	Logic OR	
Syntax:	or p1,p2	
Parameters:	p1 = ACCU [x,y,z,r] p2 = ACCU [x,y,z,r] or 24-Bit number	
Calculus:	p1 := p1 or p2 returns only 0 in case of bit combination 0 / 0	
Flags affected:	SZ	
Bytes:	2 (p1=ACCU, p2=ACCU) 5 (p1=ACCU, p2=NUMBER)	
Cycles:	3 (p1=ACCU, p2=ACCU) 6 (p1=ACCU, p2=NUMBER)	
Description:	Logic OR of the 2 given registers Logic OR of register with constant	
Category:	Logic	
putepr	Put lower 8 bits of register to internal EEPROM	
Syntax:	putepr p1	
Parameters:	p1 = ACCU[x,y,z,r]	
Calculus:	EEPROM register (addressed by RAM address pointer) := p1 [7:0]	
Flags affected:	-	
Bytes:	4	
Cycles:	~12.5 ms	
Description:	Put register into EEPROM. The lower 8 bits of the addressed register p1 is moved to the EEPROM (the EEPROM register address is set by the RAM address pointer). EEPROM bytes 0 to 127 are accessible via ,putepr', bysetting the RAM address pointer to addresses 0 to 127 respectively. This opcode needs temporarily a place in the program counter stack (explanation see below). It is recommended not to use putepr in combination with the skip opcodes due to relatively longer execution times (~30ms).	
Category:	EEPROM access	
ramadr	Set RAM address pointer	
Syntax:	ramadr p1	
Parameters:	p1 = 8-Bit number	
Calculus:	-	
Flags affected:	-	
Bytes:	2	
Cycles:	2	
Description:	Set pointer to RAM address (range: 0255)	
Category:	RAM access	



rotL	Rotate left	
Syntax:	rotL p1(,p2)	
Parameters:	p1 = ACCU [x,y,z,r] p2 = 4-Bit number or none	
Calculus:	p1 := p1<< 1+ carry; carry:=MSB(x) (in case rotL p1, without p2) p1 := repeat (p2) rotL p1(in case rotL p1,p2)	
Flags affected:	COSZ (of the last step)	
Bytes:	1 (p1=ACCU, p2=none) 2 (p1=ACCU, p2=NUMBER)	
Cycles:	1 (p1=ACCU, p2=none) 1+p2 (p1=ACCU, p2=NUMBER)	
Description:	Rotate p1 left -> shift p1 register to the left, fill LSB with carry, MSB is placed in carry register Rotate p1 left p2 times with carry -> shift p1 register p2 times to the left, in each step fill LSB with the carry and place the MSB in the carry	
Category:	Shift and rotate	
rotR	Rotate right	
Syntax:	rotR p1(,p2)	
Parameters:	p1 = ACCU [x,y,z,r] p2 = 4-Bit number or none	
Calculus:	p1 := p1>> 1+ carry; carry: =MSB(x) (in case rotR p1, without p2) p1 := repeat (p2) rotR p1 (in case rotR p1,p2)	
Flags affected:	C O S Z (of the last step)	
Bytes:	1 (p1=ACCU, p2=none) 2 (p1=ACCU, p2=NUMBER)	
Cycles:	1 (p1=ACCU, p2=none) 1+p2 (p1=ACCU, p2=NUMBER)	
Description:	Rotate p1 right -> shift p1 register to the right, fill MSB with carry, LSB is placed in carry register Rotate p1 right p2 times with carry -> shift p1 register p2 times to the right, in each step fill MSB with the carry and place the LSB in the carry	
Category:	Shift and rotate	
round	Rounding	
Syntax:	round p1,p2	
Parameters:	p1 = ACCU [x] p2 = NUMBER [half scale division]	
Calculus:	p1 = round (p1, p2)	
Flags affected:		
Bytes:	7	
Cycles:	subroutine call	
Description:	Rounds the number in x. Depending on the configured ,half scale division the number stored in x will be rounded down or up (down <5, up >= 5).	
Category:	Miscellaneous	



setC	Set carry flag	
Syntax:	setC	
Parameters:	-	
Calculus:	-	
Flags affected:	CO	
Bytes:	1	
Cycles:	1	
Description:	Set carry flag and clear overflow flag	
Category:	Shift and Rotate	
shiftL	Shift Left	
Syntax:	shiftL p1,(p2)	
Parameters:	p1 = ACCU [x,y,z,r] p2 = 4-Bit number or none	
Calculus:	p1 := p1<< 1; carry :=MSB(x) (in case rotL p1, without p2) p1 := repeat (p2) shiftL p1(in case rotL p1,p2)	
Flags affected:	COSZ	
Bytes:	1 (p1=ACCU, p2=none) 2 (p1=ACCU, p2=NUMBER)	
Cycles:	1 (p1=ACCU, p2=none) 1 + p2 (p1=ACCU, p2=NUMBER)	
Description:	Shift p1 left -> shift p1 register to the left, fill LSB with O, MSB is placed in carry register Shift p1 left p2 times -> shift p1 register p2 times to the left, in each step fill LSB with the O and place the MSB in the carry	
Category:	Shift and rotate	
shiftR	Shift right	
Syntax:	shiftR p1,(p2)	
Parameters:	p1 = ACCU [x,y,z,r] p2 = 4-Bit number or none	
Calculus:	p1 := p1>> 1; carry:=MSB(x) (in case rotL p1, without p2) p1 := repeat (p2) shiftL p1 (in case rotL p1,p2)	
Flags affected:	COSZ	
Bytes:	1 (p1=ACCU, p2=none) 2 (p1=ACCU, p2=NUMBER)	
Cycles:	1 (p1=ACCU, p2=none) 1 + p2 (p1=ACCU, p2=NUMBER)	
Description:	Signed shift right of p1 -> shift p1 right, MSB is duplicated according to whether the number is positive or negative Signed shift p1 right p2 times -> shift p1 register p2 times to the right, MSB is duplicated according to whether the number is positive or negative	
Category:	Shift and rotate	



sign	Sign	
Syntax:	sign p1	
Parameters:	p1 = ACCU[x,y,z,r]	
Calculus:	p1 := p1 / p1 p1 := 1 = 0x000001 if p1 >= 0 p1 := -1 = 0xFFFFFF if p1 < 0	
Flags affected:	SZ	
Bytes:	2	
Cycles:	2	
Description:	Sign of addressed register in complement of two notation. A positive value returns 1, a negative value returns -1 Zero is assumed to be positive	
Category:	Simple arithmetic	
skip	Skip	
Syntax:	skip p1	
Parameters:	p1 = NUMBER [1,2,3]	
Calculus:	PC := PC + bytes of next p1 lines	
Flags affected:		
Bytes:	1	
Cycles:	1 + skipped commands	
Description:	Skip p1 without conditions	
Category:	Unconditional jump	
skipBitC	Conditional skip	
Syntax:	skipBitC p1,p2,p3	
Parameters:	p1 = ACCU [x,y,z,r] p2 = NUMBER[023] p2 = NUMBER[1,2,3]	
Calculus:	if (bit p2 of register p1 == 0)	
	PC := PC + bytes of next p3 lines	
Flags affected:	-	
Bytes:	1	
Cycles:	1 + skipped commands	
Description:	Skip p3 commands if bit p2 of register p1 is clear	
Category:	Bitwise	



skipBitS	Conditional skip
Syntax:	skipBitS p1,p2,p3
Parameters:	p1 = ACCU [x,y,z,r] p2 = NUMBER[023] p3 = NUMBER[1,2,3]
Calculus:	if (bit p2 of register p1 == 1) PC := PC + bytes of next p3 lines
Flags affected:	-
Bytes:	1
Cycles:	1 + skipped commands
Description:	Skip p3 commands if bit p2 of register p1 is set
Category:	Bitwise
skip C ar C	Skip carry clear
Syntax:	skipCarC p1
Parameters:	p1 = NUMBER [1,2,3]
Calculus:	if (carry == 0) PC := PC + bytes of next p1 lines
Flags affected:	-
Bytes:	1
Cycles:	1 + skipped commands
Description:	Skip p1 commands if carry clear
Category:	Skip on flag
skip C arS	Skip carry set
Syntax:	skipCarS p1
Parameters:	p1 = NUMBER [1,2,3]
Calculus:	if (carry == 1) PC := PC + bytes of next p1 lines
Flags affected:	-
Bytes:	1
Cycles:	1 + skipped commands
Description:	Skip p1 commands if carry set
Category:	Skip on flag

6-31



skipEQ	Skip on zero	Skip on zero	
Syntax:	skipEQ p1	skipEQ p1	
Parameters:	p1 = NUMBER[1,2,3]	p1 = NUMBER[1,2,3]	
Calculus:	if (notequalzero == 0) PC := PC + bytes of next p1 lines		
Flags affected:	-		
Bytes:	1		
Cycles:	1 + skipped commands		
Description:	Skip p1 commands if result of previous operation is equal to zero		
Category:	Skip on flag		
skip NE	Skip on non-zero		
Syntax:	skipNE p1		
Parameters:	p1 = NUMBER[1,2,3]		
Calculus:	if (notequalzero == 1) PC := PC + bytes of next p1 lines		
Flags affected:	-		
Bytes:	1		
Cycles:	1 + skipped commands		
Description:	Skip p1 commands if result of previous operation is not equal to zero		
Category:	Skip on flag		
skipNeg		Skip on negative	
Syntax:		skipNeg p1	
Parameters:		p1 = NUMBER[1,2,3]	
Calculus:		if (signum == 1) PC := PC + bytes of next p1 lines	
Flags affected:		-	
Bytes:		1	
Cycles:		1 + skipped commands	
Description:		Skip p1 commands if result of previous operation was smaller than O	
Category:		Skip on flag	



skip O vr C	Skip on overflow
Syntax:	skipOvrC p1
Parameters:	p1 = NUMBER[1,2,3]
Calculus:	if (overflow == 0) PC := PC + bytes of next p1 lines
Flags affected:	-
Bytes:	1
Cycles:	1 + skipped commands
Description:	Skip p1 commands if overflow is clear
Category:	Skip on flag
skip O vrS	Skip on overflow
Syntax:	skipOvrS p1
Parameters:	p1 = NUMBER[1,2,3]
Calculus:	if (overflow == 1) PC := PC + bytes of next p1 lines
Flags affected:	-
Bytes:	1
Cycles:	1 + skipped commands
Description:	Skip p1 commands if overflow is set
Category:	Skip on flag
skipPos	Skip on positive
Syntax:	skipPos p1
Parameters:	p1 = NUMBER[1,2,3]
Calculus:	if (signum == 0) PC := PC + bytes of next p1 lines
Flags affected:	-
Bytes:	1
Cycles:	1 + skipped commands
Description:	Skip p1 commands if result of previous operation was greater or equal to O
Category:	Skip on flag



stop	Stop		
Syntax:	stop		
Parameters:	-		
Calculus:	-	-	
Flags affected:	-		
Bytes:	1		
Cycles:	1		
Description:	The DSP and clock generator are stopped, the converter and the EEPROM go to standby. A restart of the converter can be achieved by an external event like ,watchdog timer', ,external switch' or ,new strain measurement results'. Usually this opcode is the last command in the assembler listing.		
Category:	Miscellaneous		
	lo.,		
sub	1	Substraction	
Syntax:		sub p1,p2	
Parameters:	p1 = NUMBER[1,2,3] $p2 = NUMBER[1,2,3] or 24-Bit number$		
Calculus:	p1:= p2 - p1		
Flags affected:	COSZ		
Bytes:	1 (p1=ACCU, p2=ACCU) 4 (p1=ACCU, p2=NUMBER)		
Cycles:	1 (p1=ACCU, p2=ACCU) 4 (p1=ACCU, p2=NUMBER)		
Description:	Subtraction of 2 registers Subtraction of register from constant		
Category:	Simple arithmetic		
swap		Swap	
Syntax:		swap p1,p2	
Parameters:		p1 = ACCU [x,y,r] p2 = ACCU [x,y,r]	
Calculus:		p1 := p2 and p2 := p1	
Flags affected:		-	
Bytes:		1	
Cycles:		3	
Description:		Swap of 2 registers The value of two registers is exchanged between each other. Not possible with ACCU[z]	
Category:		RAM Access	



useEprInit	Initialize User - EEPROM
Syntax:	usrEprInit p1, p2
Parameters:	p1 = EEPROM CELL [O to 127] p2 = NUMBER [8-bit]
Calculus:	EEPROM (p1) = p2
Flags affected:	-
Bytes:	1
Cycles:	3
Description:	This opcode initializes the User EEPROM space from address 0 to 127. In total there are 128 EEPROM cells á 8-bit programmable. Please note: This opcode is only for INITIALIZATION. For writing / reading from the user EEPROM cells from the program you have to use putepr / getepr opcodes
Category:	EEPROM access

6.7 System Reset, Sleep Mode and Auto-configuration

ALU activity is requested by a reset (power-on, watchdog), the end of measurement or in sleep mode the end of the conversion counter. A reset has priority over the last two items. First the ALU jumps into the ROM code starting with address FOOO h. There a first check is done whether the ALU was activated after a reset or not.

In case of a reset, the flag otp_pwr_cfg is checked to decide whether the auto-configuration data from the OTP/external EEPROM have to be copied into the RAM or not.

Subsequently, the flag otp_pwr_prg is checked to decide whether OTP/ external EEPROM user code (starting at address 48) ought to be executed. In stand-alone operation this is reasonable and otp_pwr_cfg bit should be 1. In front end operation this is unlikely and with otp_pwr_cfg = 0 the μ P is stopped.

In case the ALU is started not by a reset the TDC unit starts a measurement or, in sleep mode, the conversion counter is started without a measurement. Afterwards the flag otp_usr_prg is checked to decide whether a jump into the user code in OTP/external EEPROM (address 48) must be performed or not. Again, in stand-alone operation otp_usr_prg = 1 is reasonable, in front-end operation otp_usr_prg = 0 will be more likely.

In the user code in the OTP / external EEPROM first the flag flg_rstpwr should be checked to see whether the reason for the jump was a reset. If yes, a detailed check is recommended to see whether the reset comes from a power-on reset, a pushed button, the watchdog interrupt.

Otherwise a check of flag flg_intavO will indicate if the chip is still in sleep mode or if an active strain measurement is running.

At the end the ALU is stopped. This implements a complete reset of the ALU including the start flags. Also the program stack is reset. Only the RAM data remain unchanged.



6.7.1 Power-On Reset

When applying the supply voltage to the chip a power-on reset is generated. The whole chip is reset, only the RAM remains unchanged.

In case otp_pwr_prg = 1 the user code at EEPROM address 48 is started.

6.7.2 Watchdog Reset

A power-on reset can also be triggered by the watchdog timer. This happens in case the micro-processor is started four times without being reset by the opcode "clrwdt". Status bit flg_wdtalt in register 224+22; bit 17 indicates a timeout of the watchdog timer.

In case otp_pwr_prg = 1 the user code at EEPROM address 48 is started.

6.7.3 External Reset on Pin 6

In stand-alone mode (SPI_ENA = 0) it is possible to apply an external power-on at pin 6 (SPI_CSN_RST). This can be used for a reset button. The status of the button can be requested from status bit flg_rstssn in register 224+22, bit 18.

In case otp_pwr_prg = 1 the user code at EEPROM address 48 is started.

6.7.4 Sleep Mode

In sleep mode only the 10 kHz oscillator is running. At regular intervals the microprocessor is waked up but without doing a measurement. In this phase it can check the I/Os. A start-up of the microprocessor from sleep mode is indicated by status bit flg_intavO in register 224+22, bit 22.

Configuration: tdc_sleepmode Register 1, Bit 17

tdc_conv_cnt [7:0] Register O, Bits 23 to 16

Sleep mode is activated by setting tdc_sleepmode = 1. This is equivalent to set avrate = 0.

In sleep mode the conversion counter tdc_cnv_cnt is running to the end and then immediately starting the user program beginning at address 48 in the EEPROM.

After running in sleep mode the TDC has to be reinitialized for measurements.

6.8 CPU Clock Generation

The basic clock for the system is the internal, low-current 10 kHz oscillator. It is used to trigger measurements in single conversion mode for the TDC unit in measurement range 2 as pre-counter as basis for the cycle time in stretched modes figure 6.4 Clock Generation as in PSO81

Watchdog Counter and Single Conversion Counter



The TDC conversion counter starts a measurement in single conversion mode. It is running continuously. The single conversion rate is given by 10 kHz / 64 / tdc_conv_cnt.

With the beginning of a measurement the watchdog counter is increased. The watchdog counts the conversions. At the end of a measurement the microprocessor starts to run the user code. In normal operation the watchdog has to be reset by CLRWDT before the user code ends. The watchdog causes a power-on reset in case the TDC doesn't finish its measurement because of an error or the user code does not run to end.

It is possible to switch off the watchdog when controlling the PSØ9 by the SPI interface (SPI_ENA = 1) sending SPI opcode watch_dog_off. Further the watchdog is reset by each signal edge at the SPI_CSN_RST pin.


6.9 Timer

PSØ81has a real time counter that counts automatically after a power-on reset in periods of 12.8 ms. The value of this timer can be read out at address 254, it is updated at the end of each measurement. The counter rolls over at 2^24 bit, which corresponds





PICOSTRAIN



acam-messelectronic gmbh Am Hasenbiel 27 76297 Stutensee-Blankenloch Germany / Allemagne ph. +49 7244 7419 - 0 fax +49 7244 7419 - 29 e-mail: support@acam.de

www.acam.de