

# hidICE Introduction

Accemic GmbH & Co. KG


# Agenda

- 1. Today's Trace Data Capturing Solutions**
2. hidICE – Capturing Full AND Continuous AND Real-time Trace
3. Comparison: Traditional Approaches vs. hidICE

# Requests to Trace Data Capturing Solutions


FULL TRACE	<ul style="list-style-type: none"><li>▪ Executed instructions</li><li>▪ Data read access</li><li>▪ Data write access</li><li>▪ CPU registers (e.g. stack pointer)</li><li>▪ Bus cycles</li><li>▪ Cache activity</li><li>▪ Time stamps</li></ul>
<b>AND</b> CONTINUOUS TRACE	<ul style="list-style-type: none"><li>▪ No CPU stop on full trace buffer</li></ul>
<b>AND</b> REAL TIME OPERATION	<ul style="list-style-type: none"><li>▪ CPU runs at full speed</li></ul>
<b>AND</b> TRACE FROM PRODUCTION SILICON	<ul style="list-style-type: none"><li>▪ Software test and certification on the same silicon as used in mass production</li></ul>
<b>AND</b> MULTI CORE SUPPORT	<ul style="list-style-type: none"><li>▪ Support of multi core microcontroller</li></ul>

# Evaluation Chip Based In-Circuit Emulator




FULL TRACE	YES (depending on implementation)
CONTINUOUS TRACE	YES
REAL TIME OPERATION	NO (speed limitations on external bus)
PRODUCTION SILICON	NO
MULTI CORE SUPPORT	YES (depending on implementation)

# Embedded Trace Based In-Circuit Emulator



FULL TRACE	LIMITED (bandwidth, trace buffer size)
CONTINUOUS TRACE	LIMITED (bandwidth)
REAL TIME TRACE	YES
TRACE FROM PRODUCTION SILICON	YES
MULTI CORE SUPPORT	LIMITED (bandwidth, trace buffer size)

# Limitations of Traditional Approaches



# Agenda

1. Today's Trace Data Capturing Solutions
2. **hidICE – Capturing Full AND Continuous AND Real-time Trace**
3. Comparison: Traditional Approaches vs. hidICE

# The hidICE Approach




## Key idea:

- Synchronization of a CPU subsystem inside the emulator

## Requirements:


- Emulation must receive clock signals
- Emulation must receive the result of read operations
- Emulation must receive events (interrupts, DMA requests, wait states)
- Emulation must contain all bus masters
- Emulation must contain a superset of the memory

The emulation does not need to implement peripherals.





# hidICE – Typical System Configuration



## Synchronization

Signals to transmit

Serialization

Deserialization

# hidICE – System Integrity Control

Will emulation and target always exhibit the same behavior?


*We need to make sure!*

- Compute recursive hash over all relevant internal signals
- Transmit hash to emulation
- Compute hash locally in the emulation

Target hash and emulation hash differ

- Synchronization lost
- Further investigation required  
(and possible as trace is available)

# hidICE – System Integrity Control



Synchronization

System Integrity Control

Signals to transmit


Serialization

Deserialization

Hash calculation


Hash check

# hidICE – System Integrity Control



- Post manufacturing test
- Test of field-returning devices

# hidICE – System Integrity Control




Using system integrity control to increase the test coverage




# hidICE – Implementation Expenses

Target	Emulator
<ul style="list-style-type: none"><li>▪ 1k .. 10k gates (simple functionality: data collection and hash calculation)</li><li>▪ 2 .. 20 pins (without port reconstruction)</li><li>▪ 0 pins (with port reconstruction)</li></ul>	<ul style="list-style-type: none"><li>▪ No peripherals to implement</li><li>▪ One implementation supports all devices of the same family</li><li>▪ For low speed SoCs (&lt; 100 MHz): FPGA implementation</li><li>▪ For high speed SoCs: ASIC implementation</li></ul>




Moving intelligence (and costs) from target to emulation

# hidICE – Pin Count Estimation






# hidICE – Add-on Solution for On-Chip Debug Support



- Low end solution: On-chip debug support
- Mid/high end solution: Combination of OCDS and hidICE

# Using 3rd party tools with hidICE




The trace data available inside the emulator can be accessed by standard 3rd party NEXUS compliant tool chains.

☺ Already available tool chains can be used



☹ Not all available trace information is used by NEXUS!

# hidICE Demonstration System



- SPARC V8 CPUs (Gaisler LEON3)
- Multi core support (3 CPUs)
- AHB bus system (4 bus master)
- On-chip Debug support
- CPU / bus clock: up to 100 MHz (FPGA)
- Full source code and documentation available


# hidICE Demonstration System



# Agenda

1. Today's Trace Data Capturing Solutions
2. hidICE – Capturing Full AND Continuous AND Real-time Trace
3. **Comparison: Traditional Approaches vs. hidICE**

# hidICE - Combining the Advantages of Existing Technologies




- Full trace **AND** continuous trace **AND** real-time operation
- Applicable at high CPU frequencies (> 100 MHz)
- Very low implementation overhead (< 10k gates)
- Full trace support in mass production silicon  
*Allows validation using the "real" chips, not any specifically designed ones (emulator chips)*

# Comparison: Traditional Approaches vs. hidICE

	Evaluation Chip	Embedded trace	hidICE
Full AND continuous AND real-time trace	✓	✗	✓
Software test on mass production chips	✗	✓	✓
Gate count		10k ..100k + trace buffer	1k .. 10k
I/O port reconstruction	✗	✗	✓*
System integrity control	✗	✗	✓
Additional effort for full multi-core trace (n cores)		~ n	<< n

\* Applicable for slow output ports

# Comparison: Traditional Approaches vs. hidICE





# hidICE advantages

	FULL TRACE	<ul style="list-style-type: none"><li>▪ Executed instructions</li><li>▪ Data read access</li><li>▪ Data write access</li><li>▪ CPU registers (e.g. stack pointer)</li><li>▪ Bus cycles</li><li>▪ Cache activity</li><li>▪ Time stamps</li></ul>	✓ ✓ ✓ ✓ ✓ ✓ ✓
<b>AND</b>	CONTINUOUS TRACE	<ul style="list-style-type: none"><li>▪ No CPU stop on full trace buffer</li></ul>	✓
<b>AND</b>	REAL TIME OPERATION	<ul style="list-style-type: none"><li>▪ CPU runs at full speed</li></ul>	✓
<b>AND</b>	TRACE FROM PRODUCTION SILICON	<ul style="list-style-type: none"><li>▪ Software test and certification on the same silicon as used in mass production</li></ul>	✓
<b>AND</b>	MULTI CORE SUPPORT	<ul style="list-style-type: none"><li>▪ Support of multi core microcontroller</li></ul>	✓
<b>+</b>	LOW RESSOURCES	<ul style="list-style-type: none"><li>▪ 1k .. 10k gates, low pin count</li></ul>	✓
<b>+</b>	EXTENDED TEST COVERAGE		✓

# Our next steps...

- FPGA based implementations of major architectures
  - Busses: AXI, CoreConnect, ...
  - CPUs: ARM, PowerPC, ...
- Silicon implementations
- Interface specification
- Introducing hidICE to car makers and OEMs
- Exploring new applications:
  - SoC test and verification
  - Runtime verification
  - Continuous MC/DC analysis
  - Continuous bus performance analysis
  - High level language support for trace data analysis
  - Your ideas...

# Accemic Services and Contact Information

- Estimation of required resources
- hidICE implementation support
- hidICE based emulators
- hidICE IP licences

Thank You!

Project manager:

Alexander Weiss  
[aweiss@accemic.com](mailto:aweiss@accemic.com)

Accemic GmbH & Co. KG  
Hochriesstr. 2  
83126 Flintsbach  
Germany

[www.accemic.com](http://www.accemic.com)

Phone +49 8034 90993-0  
Fax +49 8034 90993-27