



**BOSCH**

Invented for life

---

# **GTM-RM**

## **GTM-IP Reference Model**

# **Errata sheet**

**Date: 10.04.2014**  
(Revision 1.5.5-01)

Robert Bosch GmbH  
Automotive Electronics (AE)

**LEGAL NOTICE**

© Copyright 2014 by Robert Bosch GmbH and its licensors. All rights reserved.

“Bosch” is a registered trademark of Robert Bosch GmbH.

The content of this document is subject to continuous developments and improvements. All particulars and its use contained in this document are given by BOSCH in good faith.

NO WARRANTIES: TO THE MAXIMUM EXTENT PERMITTED BY LAW, NEITHER THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, NOR ANY PERSON, EITHER EXPRESSLY OR IMPLICITLY, WARRANTS ANY ASPECT OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, INCLUDING ANY OUTPUT OR RESULTS OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO UNLESS AGREED TO IN WRITING. THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IS BEING PROVIDED “AS IS”, WITHOUT ANY WARRANTY OF ANY TYPE OR NATURE, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND ANY WARRANTY THAT THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IS FREE FROM DEFECTS.

ASSUMPTION OF RISK: THE RISK OF ANY AND ALL LOSS, DAMAGE, OR UNSATISFACTORY PERFORMANCE OF THIS SPECIFICATION (RESPECTIVELY THE PRODUCTS MAKING USE OF IT IN PART OR AS A WHOLE), SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO RESTS WITH YOU AS THE USER. TO THE MAXIMUM EXTENT PERMITTED BY LAW, NEITHER THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, NOR ANY PERSON EITHER EXPRESSLY OR IMPLICITLY, MAKES ANY REPRESENTATION OR WARRANTY REGARDING THE APPROPRIATENESS OF THE USE, OUTPUT, OR RESULTS OF THE USE OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY, BEING CURRENT OR OTHERWISE. NOR DO THEY HAVE ANY OBLIGATION TO CORRECT ERRORS, MAKE CHANGES, SUPPORT THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, DISTRIBUTE UPDATES, OR PROVIDE NOTIFICATION OF ANY ERROR OR DEFECT, KNOWN OR UNKNOWN. IF YOU RELY UPON THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, YOU DO SO AT YOUR OWN RISK, AND YOU ASSUME THE RESPONSIBILITY FOR THE RESULTS. SHOULD THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL LOSSES, INCLUDING, BUT NOT LIMITED TO, ANY NECESSARY SERVICING, REPAIR OR CORRECTION OF ANY PROPERTY INVOLVED TO THE MAXIMUM EXTEND PERMITTED BY LAW.

DISCLAIMER: IN NO EVENT, UNLESS REQUIRED BY LAW OR AGREED TO IN WRITING, SHALL THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS OR ANY PERSON BE LIABLE FOR ANY LOSS, EXPENSE OR DAMAGE, OF ANY TYPE OR NATURE ARISING OUT OF THE USE OF, OR INABILITY TO USE THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, INCLUDING, BUT NOT LIMITED TO, CLAIMS, SUITS OR CAUSES OF ACTION INVOLVING ALLEGED INFRINGEMENT OF COPYRIGHTS, PATENTS, TRADEMARKS, TRADE SECRETS, OR UNFAIR COMPETITION.

INDEMNIFICATION: TO THE MAXIMUM EXTEND PERMITTED BY LAW YOU AGREE TO INDEMNIFY AND HOLD HARMLESS THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, AND EMPLOYEES, AND ANY PERSON FROM AND AGAINST ALL CLAIMS, LIABILITIES, LOSSES, CAUSES OF ACTION, DAMAGES, JUDGMENTS, AND EXPENSES, INCLUDING THE REASONABLE COST OF ATTORNEYS' FEES AND COURT COSTS, FOR INJURIES OR DAMAGES TO THE PERSON OR PROPERTY OF THIRD PARTIES, INCLUDING, WITHOUT LIMITATIONS, CONSEQUENTIAL, DIRECT AND INDIRECT DAMAGES AND ANY ECONOMIC LOSSES, THAT ARISE OUT OF OR IN CONNECTION WITH YOUR USE, MODIFICATION, OR DISTRIBUTION OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, ITS OUTPUT, OR ANY ACCOMPANYING DOCUMENTATION.

GOVERNING LAW: THE RELATIONSHIP BETWEEN YOU AND ROBERT BOSCH GMBH SHALL BE GOVERNED SOLELY BY THE LAWS OF THE FEDERAL REPUBLIC OF GERMANY. THE STIPULATIONS OF INTERNATIONAL CONVENTIONS REGARDING THE INTERNATIONAL SALE OF GOODS SHALL NOT BE APPLICABLE. THE EXCLUSIVE LEGAL VENUE SHALL BE DUESSELDORF, GERMANY.

MANDATORY LAW SHALL BE UNAFFECTED BY THE FOREGOING PARAGRAPHS.

INTELLECTUAL PROPERTY OWNERS/COPYRIGHT OWNERS/CONTRIBUTORS: ROBERT BOSCH GMBH, ROBERT BOSCH PLATZ 1, 70839 GERLINGEN, GERMANY AND ITS LICENSORS.

## Revision History

Issue	Date	Remark
0.1	10.04.2014	GTM-RM v1.5.5 differences to GTM-IP Spec. v1.5.5

## Conventions

The following conventions are used within this document.

<b>ARIAL BOLD CAPITALS</b>	Names of signals
<b>Arial bold</b>	Names of files and directories
<b>Courier bold</b>	Command line entries
Courier	Extracts of files

## References

This document refers to the following documents.

Ref	Authors(s)	Title
1	AE/EIN2	GTM-IP Specification
2	AE/EIN2	GTM-RM Users guide

## Terms and Abbreviations

This document uses the following terms and abbreviations.

Term	Meaning
GTM	Generic Timer Module

## **Table of Contents**

<b>1</b>	<b>Errata .....</b>	<b>1</b>
----------	---------------------	----------

## 1 Errata

If an erratum listed in table below has the 'Fixed' attribute 'false', it is not yet fixed with current GTM-RM version 1.5.5-01. If it was fixed, it is no longer listed.

The value 'all' in column 'refer to' means that it is currently not intended to implement the feature.

Errata-ID	Errata	refer to	Fixed
GTM-RM-3	<p><u>Title:</u> AEI Bridge: The register fields TO_MODE, TO_VAL in GTM_CTRL are not implemented yet.</p> <p><u>Date of Notation:</u> 20.12.2010</p> <p><u>Date of Update:</u> 28.01.2011</p> <p><u>Description:</u> The AEI bridge is not relevant on GM-RM level. Thus, this feature is currently not intended to be implemented on GTM-RM.</p> <p><u>Scope:</u> AEI Bridge (only available on GTM-IP)</p> <p><u>Effects:</u></p> <p><u>Workaround:</u> None</p> <p><u>Severity:</u> <u>Low</u></p> <p><u>Classification:</u> <u>Non-critical</u></p>	all	False
GTM-RM-4	<p><u>Title:</u> AEI Bridge: The GTM_AEI_ADDR_XPT, GTM_BRIDGE_MODE, GTM_BRIDGE_PTR1, and GTM_BRIDGE_PTR2 registers are not implemented yet.</p>	all	False

	<u>Date of Notation:</u> 20.12.2010 <u>Date of Update:</u> 28.01.2011  <u>Description:</u> The AEI bridge is not relevant on GM-RM level. Thus, this feature is currently not intended to be implemented on GTM-RM.  <u>Scope:</u> AEI Bridge (only available on GTM-IP)  <u>Effects:</u>   <u>Workaround:</u> None  <u>Severity:</u> <u>Low</u>  <u>Classification:</u> <u>Non-critical</u>		
GTM-RM-8	<u>Title:</u> DMA support: Hysteresis functionality for IRQ signaling not implemented.  <u>Date of Notation:</u> 20.12.2010 <u>Date of Update:</u> 28.01.2011  <u>Description:</u> This feature is currently not intended to be implemented on GTM-RM.  <u>Scope:</u> FIFO DMA support.  <u>Effects:</u>	all	False

	<u>Workaround:</u> None  <u>Severity:</u> <u>Low</u>  <u>Classification:</u> <u>Non-critical</u>		
GTM-RM-10	<u>Title:</u> CMU: CMU_ECLKx clocks are not implemented.  <u>Date of Notation:</u> 20.12.2010 <u>Date of Update:</u> 28.01.2011  <u>Description:</u> The external clocks are currently not intended to be implemented on GTM-RM.  <u>Scope:</u> CMU ECLKs  <u>Effects:</u>  <u>Workaround:</u> None  <u>Severity:</u> <u>Low</u>  <u>Classification:</u> <u>Non-critical</u>	all	False
GTM-RM-16	<u>Title:</u> MCS: Only the accelerated scheduling mode is implemented for the MCS-channels.  <u>Date of Notation:</u> 20.12.2010 <u>Date of Update:</u>	all	False



	<p>16.07.2012</p> <p><u>Description:</u> The SCHED bit in MCS[i]_CTRL register is not functional.</p> <p><u>Scope:</u> MCS scheduling mechanism</p> <p><u>Effects:</u> Only accelerated scheduling mode can be used for MCS operation.</p> <p><u>Workaround:</u> None</p> <p><u>Severity:</u> Low</p> <p><u>Classification:</u> Non-critical</p>		
GTM-RM-17	<p><u>Title:</u> MCS: Exact instruction timing not modeled.</p> <p><u>Date of Notation:</u> 20.12.2010</p> <p><u>Date of Update:</u> 16.07.2012</p> <p><u>Description:</u> MCS Instruction timing not cycle accurate modeled compared to implementation in GTM-IP</p> <p><u>Scope:</u> MCS Instruction timing</p> <p><u>Effects:</u> MCS Instruction timing not cycle accurate.</p> <p><u>Workaround:</u> None</p> <p><u>Severity:</u></p>	all	False

	<u>Low</u>  <u>Classification:</u> <u>Non-critical</u>		
GTM-RM-23	<u>Title:</u> MCFG: sub module MCFG not implemented.  <u>Date of Notation:</u> 20.12.2010 <u>Date of Update:</u> 28.01.2011  <u>Description:</u> This feature is currently not intended to be implemented on GTM-RM.  <u>Scope:</u> MCFG  <u>Effects:</u> No configurable memory areas for several MCS sub modules possible.  <u>Workaround:</u> None  <u>Severity:</u> <u>Low</u>  <u>Classification:</u> <u>Non-critical</u>	all	False
GTM-RM-26	<u>Title:</u> DPLL: RAM access priorities not implemented.  <u>Date of Notation:</u> 20.12.2010 <u>Date of Update:</u> 28.01.2011  <u>Description:</u> See title.	all	False

	<u>Scope:</u> DPLL  <u>Effects:</u>  <u>Workaround:</u> None  <u>Severity:</u> Low  <u>Classification:</u> Non-critical		
GTM-RM-59	<u>Title:</u> SPE: SPE does not support sensor signals with multiple input signal change on same point in time  <u>Date of Notation:</u> 22.09.2011 <u>Date of Update:</u> 23.05.2012  <u>Description:</u> If more than one TIM input signals changes at the same point in time, the SPE sub module is not able to detect new valid or invalid input pattern correctly even if they are defined (in register SPE[i]_PAT) to change at the same point in time.  Note: The problem is limited to SPE module, the TIM module can handle multiple input signal changes at same point in time.  <u>Scope:</u> SPE  <u>Effects:</u> In the described case the SPE[i]_PAT_PTR is not updated correctly and the SPI[i]_NIPD signal is not raised. Instead the SPE[i]_PERR flag is	v1.5.5-01	False

	<p>raised.</p> <p>On the other hand, an invalid input pattern with multiple signal changes at the same point in time, may be detected as a valid input pattern.</p> <p><u>Workaround:</u> Don't apply valid or invalid sensor signal patterns in which multiple edges occur at same point in time</p> <p><u>Severity:</u> <u>Low</u></p> <p><u>Classification:</u> <u>Non-critical</u></p>		
GTM-RM-66	<p><u>Title:</u> MAP: Simultaneous changing of input signal TIM0_CH6 not supported</p> <p><u>Date of Notation:</u> 22.09.2011</p> <p><u>Date of Update:</u> 08.11.2011</p> <p><u>Description:</u> If TIM0_CH6 is selected as direction signal T_DIR for the trigger input, TIM0_CH6 must not change at the same point in time as the actual trigger input signal changes (TVALID).</p> <p><u>Scope:</u> MAP</p> <p><u>Effects:</u> Wrong direction information will be forwarded to the module DPLL.</p> <p><u>Workaround:</u> Only apply input signals, where the direction information of TIM0_CH6 is already stable during the time of the trigger event.</p>	v1.5.5-01	False

	<u>Severity:</u> Low  <u>Classification:</u> Non-critical		
GTM-RM-73	<u>Title:</u> TIM: External Capture Feature  <u>Date of Notation:</u> 12.01.2012 <u>Date of Update:</u> 09.11.2012  <u>Description:</u> If two consecutive events occur with a delay of one clock cycle only one external capture event is forwarded to the destination instance.  <u>Scope:</u> TIM  <u>Effects:</u> Missing external capture events during runtime.  <u>Workaround:</u> None.  <u>Severity:</u> Medium  <u>Classification:</u> Critical	v1.5.5-01	False
GTM-RM-77	<u>Title:</u> TOM: missing CCU1 interrupt request  <u>Date of Notation:</u> 08.03.2012 <u>Date of Update:</u> 09.11.2012  <u>Description:</u>	v1.5.5-01	False

	<p>Under following conditions bit CCU1TC of register TOM[i]_CH[x]_IRQ_NOTIFY is not set and thus no CCU1 interrupt may be raised.</p> <p>1) On channel enable if <math>CN0 \geq CM1</math> and <math>CM1 &gt; 0</math> no CCU1 interrupt is generated.</p> <p>2) In one shot mode if CN0 is written and new <math>CN0 &lt; CM1</math> and new <math>CN0 &lt; CM0</math> the CCU1 interrupt that should occur if CN0 reaches CM1 first time is not generated.</p> <p><u>Scope:</u> TOM</p> <p><u>Effects:</u> In the described case the bit CCU1TC of register TOM[i]_CH[x]_IRQ_NOTIFY is not set and no interrupt is raised.</p> <p><u>Workaround:</u> None.</p> <p><u>Severity:</u> <u>Low</u></p> <p><u>Classification:</u> <u>Non-critical</u></p>		
GTM-RM-368	<p><u>Title:</u> MCS: ECC RAM Error not implemented</p> <p><u>Date of Notation:</u> 29.01.2013</p> <p><u>Date of Update:</u> 29.01.2013</p> <p><u>Description:</u> The MCS implementation of the GTM-RM does not simulate ECC RAM Errors.</p> <p><u>Scope:</u> MCS</p> <p><u>Effects:</u> ECC Errors cannot be simulated.</p>	all	False

	<u>Workaround:</u> None.  <u>Severity:</u> <u>Low</u>  <u>Classification:</u> <u>Non-critical</u>		
GTM-RM-373	<u>Title:</u> ATOM/TOM: wrong output signal in case of centre aligned PWM with CM1=0 on triggered channel  <u>Date of Notation:</u> 27.03.2013 <u>Date of Update:</u> 27.03.2013  <u>Description:</u> In case of RST_CC0=1 (CN0 reset is triggered by preceding channel) and CM1=0, on CN0 reset to 0 an edge to !SL is generated (triggered by CCU1 after trigger of CCU0) The correct behavior would be that at point in time of reset CN0 to 0 trigger of CCU0 has higher priority than trigger of CCU1 (because of CM1=0) and thus at same point in time only trigger of CCU0 is executed (edge to SL).  <u>Scope:</u> ATOM SOMP mode, TOM  <u>Effects:</u> In the described case an additional edge to !SL is generated. This leads to incorrect PWM output signal.  <u>Workaround:</u> None.  <u>Severity:</u> <u>Low</u>	v1.5.5-01	False

	<u>Classification:</u> <u>Non-critical</u>		
GTM-RM-382	<u>Title:</u> MCS: Evaluation of CAT bit after blocking ARU instruction  <u>Date of Notation:</u> 11.02.2014 <u>Date of Update:</u> 12.02.2014  <u>Description:</u> The specification for the instructions ARD, AWR, ARDI, and AWRI claims that the CAT bit can be evaluated by the MCS program in order to check if the last ARU transfer was successful (CAT=0) or cancelled by Software (CAT=1). However, since the CAT bit can be set directly by Software to cancel an ARU transfer at any time the bit does not reflect the status information reliably. Bad case: If the software is setting CAT between the time of ARU data arrival and evaluation of CAT bit.  <u>Scope:</u> MCS  <u>Effects:</u> If the mechanism for cancelling blocking ARU transfers by CPU is used the MCS may signalize an aborted ARU transfer by a set CAT bit although the transfer has finished successfully.  <u>Workaround:</u> If the mechanism for cancelling blocking ARU transfers by CPU is used and data consistency by ARU transfers is important, a possible workaround may check the consistency by inspection of the transferred data (e.g. checking for linear increment of ECNT for data transfers from TIM to MCS).	v1.5.5-01	False



	<u>Severity:</u> <u>Medium</u>		
	<u>Classification:</u> <u>Non-critical</u>		