


# Automotive Electronics

## M\_CAN IP Module



**BOSCH**  
Invented for life



- ▶ Two clock domains (CAN clock and Host clock)
- ▶ Power-down support

### General description

The M\_CAN is a CAN IP module that can be realized as a stand-alone device, as part of an ASIC, or as an FPGA. It performs communication according to ISO 11898-1:2015. Additional transceiver hardware is required for connection to the physical layer.

The message storage is intended to be a single- or dual-ported Message RAM outside of the module. It is connected to the M\_CAN via the Generic Master Interface. Depending on the chosen integration, multiple M\_CAN controllers can share the same Message RAM.


All functions concerning the handling of messages are implemented by the Rx Handler and the Tx Handler. The Rx Handler manages message acceptance filtering, the transfer of received messages from the CAN Core to the Message RAM and provides receive message status information. The Tx Handler is responsible for the transfer of transmit messages from the Message RAM to the CAN Core and provides transmit status information.

Acceptance filtering is implemented by a combination of up to 128 filter elements whereas each one can be configured as a range, as a bit mask, or as a dedicated ID filter.

The M\_CAN module is delivered with a 32-bit CPU interface. For FPGAs an exemplary interface converter is provided (e.g. to an Avalon interface). They can easily be replaced by a user-defined module interface.

### Features

- ▶ Support of Classical CAN and CAN FD up to 64 byte according ISO 11898-1: 2015
- ▶ CAN Error Logging
- ▶ AUTOSAR and SAE J1939 optimized
- ▶ Improved acceptance filtering
- ▶ Up to 64 dedicated Receive Buffers configurable
- ▶ Two configurable Receive FIFOs
- ▶ Up to 32 dedicated Transmit Buffers configurable
- ▶ Configurable Transmit FIFO and Transmit Queue
- ▶ Configurable Transmit Event FIFO
- ▶ Direct Message RAM access for Host CPU
- ▶ Parity / ECC check for Message RAM (optional)
- ▶ Multiple M\_CANs may share the same Message RAM
- ▶ Programmable loop-back test mode
- ▶ Maskable module interrupts, 2 interrupt lines
- ▶ 8/16/32-bit Generic CPU Interface, connectable to customer-specific Host CPUs



## Block functions and size

### CAN\_Core

The CAN\_Core performs communication according to ISO 11898-1:2015. CAN FD with up to 64 byte payload is supported.

### Sync

Synchronizes signals between the two clock domains.

### Cfg & Ctrl

CAN Core related configuration and control bits.

### Interrupt & Timestamp

Interrupt control and 16-bit CAN bit time counter for receive and transmit timestamp generation. An externally generated 16-bit vector may substitute the integrated counter.

### Generic Slave Interface

Connects the M\_CAN to a wide range of customer CPUs.

### Generic Master Interface

Connects the M\_CAN access to an external 32-bit Message RAM. A single M\_CAN can use at most  $4.25k \cdot 32$  bit.

### Tx Handler

Controls the message transfer from the external Message RAM to the CAN Core. A maximum of 32 Tx Buffers can be configured for transmission. A Tx Event FIFO stores Tx timestamps together with the respective Message ID.

### Rx Handler

Controls the transfer of received messages from the CAN Core to the external Message RAM. The Rx Handler supports two Receive FIFOs for storage of up to 64 messages each, and up to 64 dedicated Receive Buffers. An Rx timestamp is stored together with each message. Up to 128 filter elements can be configured for 11-bit IDs and up to 64 for 29-bit IDs.

### Approximate size of M\_CAN IP module for ASIC design

M_CAN	31.0k gates
Message RAM	max. 17kbyte / M_CAN instance

### Approximate size of M\_CAN IP module for FPGAs

#### Altera

8200 Logic Elements (Cyclone III) + max. 17.0 kbyte RAM\*

#### Xilinx

5850 LUTs (Spartan 6) + max. 17.0 kbyte RAM\*

\*) additional logic for connection to Host CPU and for Message RAM arbitration required

### Deliverables for ASIC design

- ▶ Well documented VHDL source code
- ▶ VHDL test bench environment
- ▶ M\_CAN User's Manual (programmer's view)
- ▶ M\_CAN System Integration Guide (designer's view)
- ▶ M\_CAN Module Integration Guide (designer's view)
- ▶ M\_CAN Conformance Test Report

### Deliverables for FPGA design

- ▶ Encrypted VHDL source code
- ▶ VHDL source code of an example system design with RAM and an example arbiter instance
- ▶ Source code FPGA internal bus interface
- ▶ M\_CAN User's Manual (programmer's view)
- ▶ M\_CAN System Integration Guide (designer's view)
- ▶ M\_CAN FPGA Integration Guide (designer's view)
- ▶ M\_CAN Conformance Test Report
- ▶ Programming examples for fast start up

### Supported FPGA vendors

- ▶ Altera
- ▶ Xilinx

### Regional sales contacts

Europe/Japan	bosch.semiconductors@de.bosch.com
USA/Canada	bosch.semiconductors@us.bosch.com
China	bosch.semiconductors@cn.bosch.com
Korea	bosch.semiconductors@kr.bosch.com

[www.bosch-semiconductors.com](http://www.bosch-semiconductors.com)  
[www.bosch-sensors.com](http://www.bosch-sensors.com)

### Robert Bosch GmbH

AE/MKC  
 Postfach 13 42  
 72703 Reutlingen  
 Germany

[www.bosch.de](http://www.bosch.de)