## Device Engineering Incorporated

385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com

## Features:

- Senses six Open/Ground Inputs
- Inputs are lightning protected to DO-160 Level 3
- TTL/CMOS-Compatible Tri-State Outputs
- Package / Temperature Options:
  - 16 lead .150" SOIC, -55°C /+85°C
  - 16 lead Ceramic 300mil SOP, -55°C /+125°C

## Six Channel Discrete-to-Digital Interface Sensing Open/Ground Signals

**DEI1026** 





SOIC package option shown

## **Functional Description:**

The DEI1026 is a six channel discrete-to-digital interface BiCMOS device. It senses six Open/Ground discrete signals of the type commonly found in avionic systems. The inverted 3-state outputs are TTL/CMOS compatible and are enabled by the OE and CE pins. The inputs are lightning protected to meet the requirements of DO160 Sec 22 Waveforms 3, 4, and 5, Level 3. See figures 5-7. The device is available in a 16 lead .150 SOIC and .300 Ceramic SOP.

With its reliability, low cost, operating range, and lightning protection, the DEI1026 meets a large variety of interface requirements for aerospace applications.







| -0.3                  | 7.0   | V   |
|-----------------------|---|---|
| E                     |   |   |
| -5                    | +40 *   | V   |
| V <sub>SS</sub> - 0.3 | V <sub>DD</sub> + 0.3                           | V   |
| -600<br>-300          | +600<br>+300                                    | V   |
|                       | 145   | °C  |
| -55                   | 150<br>150                                      | ٥°  |
| -55<br>-55            | 85<br>125                                       | °C  |
| ;                     | -600<br>-300<br>-55<br>-55<br>-55<br>-55<br>-55 | $ \begin{array}{c ccccc} -600 & +600 \\ -300 & +300 \\ \hline & 145 \\ \hline & -55 & 150 \\ -55 & 150 \\ \hline & -55 & 85 \\ \hline \end{array} $ |

\* The DEI1026 will withstand the transient surge DC voltage step function loci limits for category B equipment per MIL-STD-704A.


| Table 2: DEI1026 Device Operating Characteristics |                 |  |            |     |           |       |
|---|-----------------|--|------------|-----|-----------|-------|
| PARAMETER   | SYMBOL          | CONDITIONS                                   | MIN        | TYP | MAX       | UNITS |
| Supply Voltage                                    | V <sub>DD</sub> |  | 4.5        | 5.0 | 5.5       | V     |
| Free Air Operating Temp.                          | T <sub>A</sub>  | $V_{DD} = 4.5 - 5.5 V$<br>Plastic<br>Ceramic | -55<br>-55 |     | 85<br>125 | °C    |
| Logic Output Sink Current                         | I <sub>OL</sub> | $V_{DD} = 4.5 - 5.5 V$                       |            |     | 5.0       | mA    |
| Logic Output Source Current                       | I <sub>ОН</sub> | $V_{DD} = 4.5 - 5.5 V$                       | -5.0       |     |           | mA    |


| Table 3: DEI1026 Logic Truth Table |                    |                |        |  |  |  |
|------------------------------------|--------------------|----------------|--------|--|--|--|
| CE (Chip Enable)                   | OE (Output Enable) | Discrete Input | Output |  |  |  |
| 0                                  | 0                  | Open           | 0      |  |  |  |
| 0                                  | 0                  | Ground         | 1      |  |  |  |
| 1                                  | Х                  | Х              | High Z |  |  |  |
| Х                                  | 1                  | Х              | High Z |  |  |  |


|  |                  | $5^{\circ}$ C , V <sub>DD</sub> = 4.5 to 5.5 V, Unless                     | 1                |      |                       |       |
|--|------------------|--|------------------|------|-----------------------|-------|
| PARAMETER  | SYMBOL           | CONDITIONS   | MIN              | TYP  | MAX                   | UNITS |
|  | ŀ                | Power Supply Characteristic  | S                |      |                       |       |
| Supply Current   | I <sub>DD</sub>  | $V_{IN} = V_{DD}$ (all inputs)<br>$V_{DD} = 5.5 V$                         |                  | 5    | 10                    | mA    |
|  | I                | Discrete Input Characteristic  | S                |      |                       |       |
| Ground state input voltage                                   | $V_{\text{SG}}$  | Voltage source from input terminal to ground for Logic High Output.        |                  |      | 3.0                   | V     |
| Open state input voltage                                     | $V_{SO}$         | Voltage source from input terminal to ground for Logic Low Output.         | 3.5              |      |                       | V     |
| Ground state input resistor                                  | R <sub>IG</sub>  | Resistor from input to ground to guarantee Logic High Output.              | 0                |      | 100                   | Ω     |
| Open state input resistor                                    | R <sub>IO</sub>  | Resistor from input to ground to guarantee Logic Low Output.               | 100k             |      |                       | Ω     |
| Input source current   | I <sub>IO</sub>  | Current sourced into 100 Ohm resistor to Ground.                           | -100             | -330 |                       | μA    |
| Reverse leakage current                                      | I <sub>IR</sub>  | $V_{\text{IN}}=35~\text{V},~V_{\text{DD}}=0~\text{V}$                      |                  |      | 100                   | μA    |
|  |                  | Logic Input Characteristics  | 1                |      | -1                    |       |
| CE, OE input logic 1 level                                   | V <sub>IH</sub>  |  | 2.0              |      |                       | V     |
| CE, OE input logic 0 level                                   | V <sub>IL</sub>  |  |                  |      | 0.8                   | V     |
|  |                  | <b>DC Output Characteristics</b>   | <sup>1</sup>     |      | - 4                   |       |
| Output logic 1 level (TTL)                                   | V <sub>OH</sub>  | I <sub>OH</sub> = -5 mA  | 2.4              |      |                       | V     |
| Output logic 0 level (TTL)                                   | V <sub>OL</sub>  | I <sub>OL</sub> = 5 mA (2)   |                  |      | 0.4                   | V     |
| Output logic 1 level (CMOS)                                  | V <sub>OH</sub>  | I <sub>OH</sub> = -100 μA  | $V_{DD} - 50 mV$ |      |                       | V     |
| Output logic 0 level (CMOS)                                  | V <sub>OL</sub>  | I <sub>OL</sub> = 100 μA   |                  |      | V <sub>SS</sub> +50mV | V     |
| Off-state Output Current                                     | I <sub>OZ</sub>  | $\overline{OE} = V_{DD}$ $V_{DD} = 5.5 V$ $V_{OUT} = 0 \text{ or } V_{DD}$ |                  |      | +/-10                 | μΑ    |
|  |                  | Switching Characteristics [1   | ]                |      |                       |       |
| I/O propagation delay  | $t_{HL}, t_{LH}$ | Refer to Figure 4.   |                  |      | 150                   | ns    |
| Delay from CE or OE input (with output low) to output HI-Z   | t <sub>LZ</sub>  | Refer to Figure 3.   |                  |      | 25                    | ns    |
| Delay from CE or OE input (with output HI-Z) to output low   | t <sub>ZL</sub>  | Refer to Figure 3.   |                  |      | 25                    | ns    |
| Delay from CE or OE input (with output high) to output HI -Z | t <sub>HZ</sub>  | Refer to Figure 3.   |                  |      | 25                    | ns    |
| Delay from CE or OE input (with output HI-Z) to output high  | t <sub>ZH</sub>  | Refer to Figure 3.   |                  |      | 25                    | ns    |

|  |                                 | 6-WMB (Ceramic) Electri  |                  |      |                        |       |
|--|---------------------------------|--|------------------|------|------------------------|-------|
| PARAMETER  | SYMBOL                          | C, V <sub>DD</sub> = 4.5 to 5.5 V, Un                                      | MIN              |      | MAX                    | UNITS |
|  |                                 | wer Supply Characteris   |                  |      | IIIAA                  |       |
| 0  |                                 | $V_{IN} = V_{DD}$ (all inputs)   |                  |      | 40                     |       |
| Supply Current   | I <sub>DD</sub>                 | $V_{DD} = 5.5 V$   |                  | 5    | 10                     | mA    |
|  | Dis                             | crete Input Characteris  | tics             |      |                        |       |
| Ground state input voltage                                   | $V_{\text{SG}}$                 | Voltage source from input<br>terminal to ground for Logic<br>High Output.  |                  |      | 3.0                    | V     |
| Open state input voltage                                     | $V_{SO}$                        | Voltage source from input<br>terminal to ground for Logic<br>Low Output.   | 3.5              |      |                        | V     |
| Ground state input resistor                                  | R <sub>IG</sub>                 | Resistor from input to<br>ground to guarantee Logic<br>High Output.        | 0                |      | 100                    | Ω     |
| Open state input resistor                                    | R <sub>io</sub>                 | Resistor from input to<br>ground to guarantee Logic<br>Low Output.         | 100k             |      |                        | Ω     |
| Input source current   | I <sub>IO</sub>                 | Current sourced into 100<br>Ohm resistor to Ground.                        | -100             | -330 |                        | μA    |
| Reverse leakage current                                      | I <sub>IR</sub>                 | $V_{\text{IN}}=35~\text{V},~V_{\text{DD}}=0~\text{V}$                      |                  |      | 100                    | μA    |
| I  | L                               | ogic Input Characteristi   | cs               |      | 1 1                    |       |
| CE, OE input logic 1 level                                   | V <sub>IH</sub>                 |  | 2.0              |      |                        | V     |
| CE, OE input logic 0 level                                   | VIL                             |  |                  |      | 0.8                    | V     |
|  | D                               | C Output Characteristic  | s                |      |                        |       |
| Output logic 1 level (TTL)                                   | V <sub>OH</sub>                 | I <sub>OH</sub> = -5 mA  | 2.4              |      |                        | V     |
| Output logic 0 level (TTL)                                   | V <sub>OL</sub>                 | I <sub>OL</sub> = 5 mA (2)   |                  |      | 0.4                    | V     |
| Output logic 1 level (CMOS)                                  | V <sub>OH</sub>                 | I <sub>OH</sub> = -100 μA  | $V_{DD} - 50 mV$ |      |                        | V     |
| Output logic 0 level (CMOS)                                  | V <sub>OL</sub>                 | I <sub>OL</sub> = 100 μA   |                  |      | V <sub>ss</sub> + 50mV | V     |
| Off-state Output Current                                     | l <sub>oz</sub>                 | $\overline{OE} = V_{DD}$ $V_{DD} = 5.5 V$ $V_{OUT} = 0 \text{ or } V_{DD}$ |                  |      | +/-10                  | μΑ    |
|  | Sv                              | vitching Characteristics   | [1]              |      | 1                      |       |
| I/O propagation delay  | $t_{\text{HL}},  t_{\text{LH}}$ | Refer to Figure 4.   |                  |      | 170                    | ns    |
| Delay from CE or OE input (with output low) to output HI-Z   | t <sub>LZ</sub>                 | Refer to Figure 3.   |                  |      | 30                     | ns    |
| Delay from CE or OE input (with output HI-Z) to output low   | t <sub>ZL</sub>                 | Refer to Figure 3.   |                  |      | 30                     | ns    |
| Delay from CE or OE input (with output high) to output HI -Z | t <sub>HZ</sub>                 | Refer to Figure 3.   |                  |      | 30                     | ns    |
| Delay from CE or OE input (with output HI-Z) to output high  | t <sub>ZH</sub>                 | Refer to Figure 3.   |                  |      | 30                     | ns    |

Guaranteed by design and not production tested.
 Limit the sum of all IOL currents to 20ma. The Vsg spec may exceed limit beyond this current.







© 2014 Device Engineering Incorporated

| DEI PART<br>NUMBER | MARKING<br>(1)    | PACKAGE                | OP. TEMP.<br>RANGE | PROCESSING               |
|--------------------|-------------------|------------------------|--------------------|--------------------------|
| DEI1026-G          | DEI1026<br>E4 (2) | 16L SOIC NB G          | -55 / +85°C        | Standard                 |
| DEI1026-WMB        | DEI1026-WMB       | 16 lead ceramic<br>SOP | -55 / +125°C       | Burn In, 96 hr<br>@125°C |

"E4" after Date Code Denotes Pb Free category.

DEI reserves the right to make changes to any products or specifications herein. DEI makes no warranty, representation, or guarantee regarding suitability of its products for any particular purpose.