DesignCon 2016

Target Impedance and Rogue Waves

Panel discussion

Eric Bogatin, Teledyne LeCroy, moderator Istvan Novak, Oracle Steve Sandler, PicoTest Larry Smith, Qualcomm Brad Brim, Cadence the empty chair, in memoriam Steve Weir

Abstract

The target impedance concept has been used by the industry for a number of years. It is the basis of a simple and robust design process, but it assumes a smooth flat impedance profile. Looking out from the silicon, the impedance profile is never flat, which results in higher noise. Excitation patterns that can create the worst-case or almost-worst-case timedomain response of a power distribution network has gained a lot of interest in recent years. The peak value of the step response, the response to a repetitive excitation at a resonance peak as well as the absolute worst-case time-domain response are potentially producing results much worse than target impedance alone would imply. The panel will discuss how these are related, how the target impedance concept can be applied under such circumstances as well as providing tips for recognizing and avoiding rogue waves. Rogue wave measurements will also be shown.

UB M	Target Impedance and Rogue Waves
	Istvan Novak, Oracle
	Steve Sandler, PicoTest
	Larry Smith, Qualcomm
	Brad Brim, Cadence
	Eric Bogatin, Teledyne LeCroy, moderator
	the empty chair, Steve Weir
	ANUARY 19-21, 2016 HIP MEETS THE BOARD JANUARY 19-21, 2016







SPEAKERS Istvan Novak Senior Principal Engineer, Oracle istvan.novak@oracle.com Besides signal integrity design of high-speed serial and parallel buses, he is engaged in the design and characterization of power-distribution networks and packages for mid-range servers. He creates simulation models, and develops measurement techniques for power distribution. Istvan has twenty plus years of experience with high-speed digital, RF, and analog circuit and system design. He is a Fellow of IEEE for his contributions to signal-integrity and RF measurement and simulation methodologies. DESIGNCON 2016 JANUARY 19-21, 2016 5

The Basics	
 The Target Impedance concept relates supply noise to PDN Originally developed for single, point-of-load PDN Assumes: Flat impedance profile in the entire frequency band of p Linear and Time Invariant PDN Challenges: One or both assumptions are usually not valid Questions: Can we still use the Target Impedance concept? 	(self) impedance possible excitations $Z_{target} = \frac{\Delta V}{\Delta I}$ $BW = \frac{1}{\pi t_{tr}}$
If yes, how?	For details, see [1]
DESIGNCON 2016 JANUARY 19-21, 2016 6	#DC16









Is Target Impedance Useless ?

- NO, the target impedance is a very useful design tool
- How to do a systematic design based on target impedance and non-flat impedance?
 - Calculate your target impedance based on flat impedance and LTI assumptions
 - If you know your PDN design approach, select a corresponding correction factor
 - If you do not know your PDN design approach, a default correction factor of 3 is a safe starting point
 - Recalculate the target impedance based on the correction factor
 - Do the PDN design with the new (lower) target impedance
 - Check/validate the correction factor

DESIGNCON 2016 JANUARY 19-21, 2016 11



Ref	erences:
[1]	Larry D. Smith, Raymond E. Anderson, Douglas W. Forehand, Thomas J. Pelc, and Tanmoy Roy, "Power distribution
	system design methodology and capacitor selection for modern CMOS technology", IEEE Transactions on Advanced
	Packaging, vol. 22, no. 3, pp. 284-291, Aug.1999.
[2]	Drabkin, et al, "Aperiodic Resonant Excitation of Microprocessor power Distribution Systems and the Reverse Pulse
	Technique," Proceedings of EPEP 2002, p. 175.
[3]	Steve Sandler, "Target Impedance Limitations and Rogue Wave Assessments on PDN Performance," paper 11-FR2 at
	DesignCon 2015, January 27 – 30, 2015, Santa Clara, CA.
[4]	Systematic Estimation of Worst-Case PDN Noise: Target Impedance and Rogue Waves, QuietPower column, November
	2015. Available at http://www.electrical-integrity.com/Quietpower_files/Quietpower-34.pdf
[5]	How to Design a PDN for Worst Case?, QuietPower column, December 2015. Available at http://www.electrical-
	integrity.com/Quietpower_files/Quietpower-35.pdf
)ES	ISNCON 2016 JANUARY 19-21, 2016 HE CHIP MEETS THE BOARD #DC16















































DESIGNCON 2016 JANUARY 19-21, 2016

18



















Management of rogue waves

- Strive for flat PDN impedance profiles
 - Multiple high q-factor resonant peaks enable rogue waves
 - Economics almost requires that we have one high impedance peak
 - Between on-die capacitance and package inductance
 - Steve Weir referred to this as Bandini Mountain
 - Don't allow any others
- · Even if we have 3 high q-factor resonant peaks, it is very difficult to stimulate them
 - Very low probability event
- A fully stimulated 3 peak PDN with q-factor 4
 - Only produced 7% droop
 - When target impedance was based on 5% tolerance
- Rogue waves are interesting but are not very harmful

DESIGNCON 2016 JANUARY 19-21, 2016







DESIGNCON 2016 JANUARY 19-21, 2016

Speaker

Brad Brim

Product Engineering Architect, Cadence Design Systems bradb@cadence.com

Brad has been in the EDA industry for more than 25 years. His graduate studies and initial commercial contributions were in the area of electromagnetic simulation and passive component modeling for circuit simulation. Some of the products he has worked on include: Momentum, ADS, HFSS, PowerSI and OptimizePI. His roles have included software development, applications engineering and product marketing. Prior to joining Cadence as product engineer architect he held various roles with HP/Agilent (now Keysight), Ansoft (now Ansys) and Sigrity (now Cadence).



#DC16

#DC16

DESIGNCON 2016 JANUARY 19-21, 2016









VRM and Single Device Noise

- VRM noise
 - single or multiple switching power supplies connected to one rail
 - between rails, unconnected area fills are evil
- Single device
 - locally split planes connected in another domain
 - coupling between core and IO noise
 - coupling among IOs in the same or different banks
 - power-up/down of blocks within the device
 - stated-dependent, spatially-distributed on-die switching activity

DESIGNCON 2016 JANUARY 19-21, 2016



Multiple Devices

- Most designs have multiple devices connected to each PDN rail
- Memory bus: VRMs, processor, controller, DRAMs/DIMMs
- Each device has unique dI(t), both amplitude and time profile
- Entire system should be considered, including mutual impedances Z_{nm}
 - $dV_n(f) = \sum_m \{Z_{nm}(f) * dI_m\}$
 - dV_{ext} is not included here but serves to reduce the dV budget
- An effective self impedance may be defined and applied for target impedance based design
 - $Z_n(f) = dV_n(f)/dI_n$
 - in other fields this is referred to as an "active impedance"

DESIGNCON 2016 JANUARY 19-21, 2016

Multiple Rails

- Multiple PDN rails may be coupled
 - true whether or not shared current paths exist
- One PDN rail may serve as the coupling mechanism between two otherwise-uncoupled rails
- Similar active impedance concept may be applied to extend target impedance design approach
- The PDN extractions and circuit/system simulations are much more resource intensive with many more diverse dI and dV_{ext} sources
 - analysis tools are available to perform the extractions
 - simulation/optimization tools are available to characterize and tune the system
 - the difficulty continues to be access to reliable requirements and models

DESIGNCON 2016 JANUARY 19-21, 2016 WHERE THE CHIP MEETS THE BOARD #DC16

What's Your Target?

- Where is Z_{target} for you?
 - Z(f) or V(t) matter at the switching circuit inside the device of interest
 - ball pads available for PCB designers, top of solder bumps for package designers
- What can you affect?
 - PCB designer cannot affect Bandini Mountain but can affect DC, low frequency (bulk caps) and mid frequency (on-board decaps)
 - package design can partially affect Bandini Mountain by reducing loop inductance
- How can you deterministically affect Z(f)?
 - you may not have access to a model with the nodes of interest in the active silicon
 - many PDN designers will not know Z(f) for the L_{pkq}/C_{die} resonance
 - does your device vendor provide per-net/pin Z(f) guidance or do they provide a dV budget or dl(t) profiles per-net/pin?

DESIGNCON 2016 JANUARY 19-21, 2016



Summary Z_{target} is an approximate macromodel however, transient simulation and design tuning of the full design is impractical in the absence of specific Z(f) requirements, consider Z_{target} as a guideline Consider the complexities of the PDN (multiple rails and devices) active impedance concept generalizes target [self] impedance design flow Reliable specification of Ztarget requirements for packaged devices is possible, though almost never available must be enabled from a bottoms-up approach starting with simulation of circuit sensitivity w.r.t. PDN Z(f) or dV

