

Proliferation of Supply Voltages

In CMOS devices, at every edge, power is dissipated The power can be lowered by:

- lower capacitance (smaller feature size)
- lower voltage

$$E = \frac{1}{2}CV^2 \qquad P = fCV^2$$

With submicron feature sizes, the breakdown voltage is below 5 V. Supply voltages in different circuits (core, IO, memory, etc) drop differently.



Power Distribution Requirements









DC Drop on Planes, Connection





Simulated DC voltage drop on a pair of 3"x3.6" one ounce copper planes, with single-point feed at the front corner (left graph) and with line feed (right graph). Model: resistive grid with 0.2" grid size, 25A DC current sink at 1.5"x1.5" from upper left corner.



Inductors

Inductors in logic circuits are used for

- * decoupling
- * EMI filtering

Inductance may appear as side effect:

- * inductance of lead-frames
- * inductance of connector pins
- * inductance of ground returns
- * inductance of component leads

There are different selection criteria for

- * small-signal filtering
- high-current decoupling





IPC Boston Chapter

Istvan Novak istvan.novak@

worldnet.att.net

Inductor Parameters

- * Nominal inductance
- * Tolerance of inductance
- Rated AC and DC current
- * Temperature dependence (TC)
- Loss factor
- * Packaging, parasitics

Magnetic materials with high μ are nonlinear, unstable.

For decoupling and EMI filtering applications, lossy inductors are preferable.





IPC Boston Chapter

Istvan Novak istvan novak@

worldnet.att.net







DC Bias, Saturation



EMI T-Filters



Equivalent Circuit



Three-node EMI T filters are optimized for 50-ohm operation.

Using EMI T filters in low-Z high-Z bypassing/decoupling may result in peaky response.

Use lossy ferrites instead.



Capacitor Parameters

- * Nominal capacitance
- * Tolerance of capacitance
- * Rated DC voltage (polarization)
- Quality factor, loss
- * Packaging, parasitics
- Dielectric materials with high ϵ_r have several drawbacks. The capacitance is a function of:
- * frequency
- * DC and AC voltage
- temperature (TC)
- time (long-term stability)

Powering digital boards - distribution and performance 15



Capacitor Equivalent Circuit

Simple model:

ESR C ESL

Extended model:

R_s

C: Nominal capacitance

ESR: Effective series resistance

- L_S : Effective series inductance (ESL)
- R_s: Equivalent series resistance
- R_P: Equivalent parallel resistance

Components in the equivalent circuit may be frequency dependent and/or nonlinear.

> Istvan Novak istvan.novak@

worldnet.att.net

Powering digital boards - distribution and performance 16



IPC Boston Chapter

Capacitor Parasitics







AVX Low Inductance Capacitance LICA

Internal construction:

View of BGA connections:











Integrated Capacitors

Available technologies:

- thin FR4-like cores
- ceramic-filled cores
- TaO thin-film structures



HADCO:



Dk: 20-50 thickness: >=4mil capacitance: 2.5nF/inch²

http://www.hadco.com

Dk: 25 thickness: 0.02mil capacitance: 2.5nF

K.Y. Chen, W.D. Brown, L. Schaper, "Modeling and Simulation of Thin Film Decoupling Capacitors," Proceedings of the EPEP Conference, October 26-28, 1998, West Point, NY, pp/ 205-208.

http://www.hidec.engr.uark.edu



Inductance of Planes



Simulated inductive voltage drop (mV) on a pair of 3"x3.6" copper planes with 1mil separation. Model: Tline grid with 0.2" grid size, 2A/nsec PWL current sink at 1.5"x1.5" from upper left corner. The floor grids of graphs

represent the simulation grid.

Istvan Novak istvan.novak@ worldnet.att.net

Buried Capacitance [™]

Developed and licenced by Unysis, Zycon.

Multilayer board

- h = 2 mils= 51 microns
- * $\epsilon_r = 4.5 (FR4)$
- Low inductance ~ pH
- * No signal trace between
- * Layer count increases by two





Powering digital boards - distribution and performance 27



Innerlayer Capacitance of Large PCB













Correct Frequency Response



Correct Time Response

10A 10nsec PWL square current source Lumped capacitors with ESR & ESL



Low-ESR, Frequency Response





Summary

- * Target impedance is in the mohm range
- * Plane DC resistance analysis should be multi point
- Bypass capacitor ESL must be low
- Low-ESR capacitors may resonate
- Power planes have specific resonant frequencies
- Lumped models may be suitable for first-cut PDS design
- Detailed PDS design must include
 - component parasitics (ESL, ESR)
 - detailed plane model
 - power supply and package/silicon models are optional

