

OrCAD Constraint Driven Design Flow

Presented By: Janine Flagg Sr. Field Applications Engineer eMail: JanineF@ema-eda.com

Customer promise...

Our focus today, as it was in 1989, is to meet our customers' requirements with quality products, leading technology, and exceptional technical support.





EMA Design Automation Corporate Overview

- From point solutions to fully integrated EDA systems including Cadence Design Solutions:
 - Cadence[®] Allegro[®] PCB Design Tools
 - Cadence[®] OrCAD[®] PCB Design Tools
- Complimentary technologies:
 - CircuitSpace Component Placement and Design Reuse
 - TimingDesigner[®] Timing analysis for digital design
 - CIP Component Information Portal
 - Enterprise Link CIS to PLM/MRP Synchronization







Webinar Topics

- Assigning Component and Net Properties in OrCAD Capture
- Auto Assigning Differential Pairs in OrCAD Capture
- Passing Properties from OrCAD Capture to PCB Editor
- Placement of Components with ROOM Properties
- Using Technology Files into PCB Editor
- Anatomy of a Differential Pair
- Routing Differential Pairs
- Routing Nets with Total Etch Length Constraints
- Constraint Resolution
- Design Reuse
- Demos





Assigning Component Properties in OrCAD Capture

Component Properties

- -ROOM Floor planning
- -HARD_LOCATION Locks reference designator from being modified by Auto Rename and back-annotation process

| PCB Footprint | SM_1206 | SM_1206 | SM_1206 | SM_1206 |
|--------------------|---------------------|----------------------|---------------------|----------------------|
| PIN_ESCAPE | | | | |
| PINUSE | | | | |
| PLACE_TAG | | | | |
| POWER_GROUP | | | | |
| Power Pins Visible | | | | |
| Primitive | DEFAULT | ////DEFAULT//// | DEFAULT | DEFAULT |
| RATED_MAX_TEMP | | | | |
| REFERENCE | C? | C19 | C? | C15 |
| REUSE_INSTANCE | | | | |
| | | / | | / |
| ROOM | MEM | MEM | MEM | MEM |
| SIGNAL_MODEL | | DEFAULT_CAPACITOR_10 | | DEFAULT_CAPACITOR_10 |
| Source Library | C:\CADENCE\PSD_9.2. | C:\CADENCE\PSD_9.2 | C:\CADENCE\PSD_9.2. | C:\CADENCE\PSD_9.2 |
| SWAP_GROUP | | | | |
| T_TEMPERATURE | | | | |
| | | | *** | |





Assigning Net Properties in OrCAD Capture

Net Properties

-NET_PHYSICAL_TYPE – Creates a Net Class in Physical Domain
-NET_SPACING_TYPE – Creates a Net Class in Spacing Domain
-MIN_LINE_WIDTH – Physical Constraint override

| MAX_XTALK | | | | |
|-------------------|---------|-----------|----|----------|
| MIN_BOND_LENGTH | | | | |
| MIN HOLD | | | | |
| MIN_LINE_WIDTH | 15 mil | 15 MIL | | |
| MIN_NECK_WIDTH | 8 mil | 8 mil | | |
| MIN_NOISE_MARGIN | | | | 1 |
| MIN SETUD | | | | |
| Name | GND | GND_EARTH | HS | MCLK |
| NET_PHYSICAL_TYPE | | | | CLOCK_PH |
| NET_SCHEDULE | | | | |
| NET SPACING TYPE | DC NETS | DC NETS | | CLOCK |
| NO_GLOSS | | | | |
| | | | | |





Assigning Net Properties in OrCAD Capture

- Net Properties
 - **ROUTE_PRIORITY** Instruction for the Autorouter to prioritize net
 - TOTAL_ETCH_LENGTH Controls the maximum length of the overall net

| PULSE_PARAM | | | | |
|----------------------------|-----------------|-----------------|-----------------|-----------------|
| RATSNEST_SCHEDULE | | | | |
| RELATIVE PROPAGATION DELAY | | | | |
| ROUTE_PRIORITY | 1 | 1 | 1 | 1 |
| SHIELD_NET | | | | |
| SHIELD_TYPE | | | | |
| STUB_LENGTH | | | | |
| SUBNET_NAME | | | | |
| TIMING DELAY OVERRIDE | | | | |
| TOTAL_ETCH_LENGTH | 2300MIL:2400MIL | 2300MIL:2400MIL | 2300MIL:2400MIL | 2300MIL:2400MIL |
| TS_ALLOWED | | | | |
| VOLTAGE | | | | |





Differential Pairs: Auto Assign in OrCAD Capture

Signal Naming Convention for Auto Setup of Differential Pairs
 Examples:

SignalName_P SignalName_N

SignalName_H SignalName_L

SignalName_+ SignalName_- SignalNameP SignalNameN

SignalNameH SignalNameL

SignalName+ SignalName-







Differential Pairs Auto Setup in OrCAD Capture

Tools > Create Differential Pair > Auto Setup







Other Differential Pair Properties

• Set constraint overrides for Differential Pairs

- DIFF_MIN_SPACE Minimum Spacing
- DIFF_UNCOUPLED_LENGTH Maximum Uncoupled Length

| | Α | В | С | D | E | F |
|---------------------------|----------------|----------------|----------------|----------------|----------------|----------------|
| | SIGNALNAME1_N | SIGNALNAME1_P | SIGNALNAME2_N | SIGNALNAME2_P | SIGNALNAME3_N | SIGNALNAME3_P |
| BUS_NAME | | | | | | |
| CLK_2OUT_MAX | | | | | | |
| CLK_2OUT_MIN | | | | | | |
| CLK_SKEW_MAX | | | | | | |
| CLK_SKEW_MIN | | | | | | |
| CLOCK_NET | | | | | | |
| DIFFERENTIAL_PAIR | DP_SIGNALNAME1 | DP_SIGNALNAME1 | DP_SIGNALNAME2 | DP_SIGNALNAME2 | DP_SIGNALNAME3 | DP_SIGNALNAME3 |
| DIFF_MIN_SPACE | 4 mil |
| DIFF_UNCOUPLED_LENGTH | 200 mil |
| ECL | | | | | | |
| ECL_TEMP | | | | | | |
| ELECTRICAL_CONSTRAINT_SET | | | | | | |
| EMC CRITICAL NET | | | | | | |





Passing Properties from OrCAD Capture to PCB Editor

Tools > Create Netlist



OrCAD CADENCE PCB SOLUTIONS



Passing Properties from OrCAD Capture to PCB Editor

• Edit allegro.cfg file



| | _ |
|--|---|
| File Edit Format View Help | |
| [ComponentInstanceProps] GROUP=YES HARD_LOCATION=YES ROOM=YES | * |
| VOLTAGE=YES CDS_FSP_LIB_PART_MODEL=YES CDS_FSP_IS_FPGA=YES CDS_FSP_INSTANCE_NAME=YES CDS_FSP_INSTANCE_ID=YES SIGNAL_MODEL=YES NO_XNET_CONNECTION=YES | |
| Inclander (Connection) Inclander (Connection) Inclan | E |
| RELATIVE_PROPAGATION_DELAY=YES RELATIVE_PROPAGATION_DELAY=YES RATSNEST_SCHEDULE=YES | - |
| < | щ |





Placing Components with ROOM Properties

Place > Manually > Room



OrCAD CADENCE PCB SOLUTIONS



Placing Components with ROOM Properties

Place > Quickplace > Room





Using Technology Files

- Technology files (tech files) contain:
 - Parameters
 - Design-level constraint data
 - Constraint Modes
 - Cross-section
 - User-defined properties
- Stored on disk
- Preserve company standards while creating new databases
- Results reported in techfile.log







Using Technology Files - Export

File > Export > Techfile...

| 💱 Tech File Out | _ _ X |
|--------------------|--------------|
| Output tech file: | |
| 10_Layer_Highspeed | |
| | Viewlog |
| Export Close | Help |





Using Technology Files - Import

File > Import > Techfile...

| 🙀 Tech file | In | - 🗆 🗙 |
|-----------------|---------------------------------|-----------|
| Input tech file | e: | |
| rklib/cran | iberry_1/physical/10_Layer_High | speed.tcf |
| 🔽 Run DF | C and update shapes | Library |
| Import | Close Viewlog. | . Help |
| | 1 | |





Anatomy of a Differential Pair Minimum Line Width

- The trace width that should be used to route the differential pair nets the majority of the time
- The width you prefer your differential pairs to be routed









Anatomy of a Differential Pair Primary Gap

- The Spacing, edge to edge, that should be used to route the differential pair nets the majority of the time
- The rule you prefer your differential pairs to follow
- This only applies to the two differential pair nets. Other net spacing to the differential pair nets is controlled by the Spacing Rule set Line to Line clearance









Anatomy of a Differential Pair Neck Width and Neck Gap

- Rules to be applied when the traces must "squeeze" down to be routed between pins/vias (for example, in BGA areas)
- Neck Gap is the new spacing, edge to edge, that should be routed to route the differential pair
- Neck Width is the new trace width that should be used to route the differential pairs









Anatomy of a Differential Pair Separation Gap Tolerance

- Coupled Tolerance (+)/(-)
 - Provides a coupling range based on the Primary Separation Gap
 - Summing Primary Separation Gap and Coupled Tolerance (+) provides the maximum coupled gap
 - Subtracting Primary Separation Gap and Coupled Tolerance (-) provides the minimum coupled gap
 - Values above or below these become an uncoupling event







Anatomy of a Differential Pair Minimum Line Space

- For the differential pair itself
- If set, this value must be less than your Primary Gap minus the Coupled Tolerance Minus value
- Use this value to override the Spacing Constraint set line-toline value







Anatomy of a Differential Pair Max Uncoupled Length

- Maximum length of uncoupled trace summed throughout the entire differential pair route
- See green etch below:









Anatomy of a Differential Pair Gather Control

- Choices are Include & Ignore
- Controls whether or not to include the etch length from pin to gather point when calculating Max uncoupled length









Anatomy of a Differential Pair Static Phase Tolerance

- Allowable difference in length between the differential pair nets
- When the Phase Tolerance Value is -1 (unspecified), phase checking is disabled



Note: Available only in Allegro PCB Designer and above.







Differential Pairs Physical Constraints

• Differential Pair Constraints set in the Physical Domain

| Allegro Constraint Manager (conne | ected to Alle | gro PCB Designer (was Performance L) 16.6 | i) [1_Constraints] - [F | hysical: Nets: | All Layers [1_Co | instraints]] | | - | - | - | - | - | - | |
|--|--------------------|--|-------------------------|----------------|------------------|---------------|-----------------|--------|--------|------------------|----------------|----------------|--------------|--------------|
| <u>File E</u> dit <u>O</u> bjects <u>C</u> olumn <u>V</u> ie | w A <u>n</u> alyze | <u>A</u> udit <u>T</u> ools <u>W</u> indow <u>H</u> elp | | | | | | | | | | | cād | ence – 🖶 🛪 |
| B x d h Q H | | - 🖟 🎝 🖉 | | * | 6 | Y6 Y6 🏹 | V V V | ¥ (* . | , 10 | | | | | |
| : Worksheet selector 🛛 🖡 👻 🗙 | 1 Cons | straints | | | | | | | | | | | | |
| Flectrical | | | Line | Nidth | N | eck | Uncoupled | Length | Static | | Dif | ferential Pair | | |
| +f+ Physical | | Objects | Min | Max | Min Width | Max Length | Cathor Control | Max | Phase | Min Line Spacing | Primary Gap | Neck Gap | (+)Tolerance | (-)Tolerance |
| 😑 🗁 Physical Constraint Set | Type S | Name | mil | mil | mil | mil | Gattier Control | mil | mil | mil | mil | mil | mil | mil |
| All Layers | * | * | * | | | - | * | * | | * | | | | |
| 📄 🗁 Net | DPr | DP_E_FC_TXCCLK | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| All Layers | DPr | DP_E_FC_TXCFC | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| 📄 🗁 Region | DPr | DP_E_FC_TXCPAR | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| All Layers | DPr | | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | DP_E_FC_TXCSRB | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | DP_E_S4_RPAR | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | DP_E_S4_RPROT | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | DP_I_FC_RXCFC | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | DP_I_FC_RXCPAR | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | DP_I_FC_TXCFC | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | DP_I_SPI4_RCLK | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | DP_I_SPI4_RCTL | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | DP_I_SPI4_RPAR | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | DP_I_SPI4_RXDAT0 | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| | DPr | □ DP_I_SPI4_RXDAT1 □ | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| 1 . Oracine I | DPr | DP_I_SPI4_RXDAT2 | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| Spacing | DPr | DP_I_SPI4_RXDAT3 | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| 🖳 Same Net Spacing | DPr | DP_I_SPI4_RXDAT4 | 6.00:4.00:4.00 | 0.00 | 3.00 | 10000.00 | Ignore | 600.00 | 5 mil | 3.00 | 8.00:4.00:4.00 | 4.00 | 1.00 | 1.00 |
| Properties | 4 > \A | II Layers / | | | d. | | | | 1.3 | | | | | |
| DRC | | | | | | | | | | | | | DRC | SYNC XNET |





Differential Pairs Electrical Constraints

• Differential Pair Constraints set in the Electrical Domain

| 🌈 Allegro Constraint Manager (conne | cted to Alle | gro PCB Designer (was Performance L) 16.6) [1 | _Constraints] | - [Electrical: Net | ts: Routing | [1_Constra | aints]] | | | | | | | | | | | |
|-------------------------------------|--------------------|---|---------------|--------------------|-------------------|-------------|--------------|-----------|------------|--------|---------------------------------|------------|-------------|-------------|------------|---------|----------|-----|
| File Edit Objects Column Vie | w A <u>n</u> alyze | <u>A</u> udit <u>T</u> ools <u>W</u> indow <u>H</u> elp | | | | | | | | | | | | | cā | denc | e – 🗗 🗙 | ;] |
| 🗕 🔏 🛛 🖻 🌒 ! | | 🚽 🥼 📜 🌢 📜 🕈 | 🥌 🦾 | 🖦 🐀 🔆 | 6 • | • Y | - 76 T | 6 Y Y | V 🖌 | . + | $_{\star} \Rightarrow _{\star}$ | | | | | | | |
| Worksheet selector # * * | 1_Cons | straints | | | | | | | | | | | | | | | | |
| | | Objects | | Uncoup | led Length | 1 | | St | atic Phase | | Min Line | | | Coupling Pa | rameters | | ▲ | III |
| | | 1 | Gather | Length Ignore | Max | Actual | Margin | Tolerance | Actual | Margin | Spacing | Prim. Gap | Prim. Width | Neck Gap | Neck Width | (+)Tol. | (-)Tol. | |
| Net | Type S | Name | Control | mil | mil | mil | | mil | | | , mil | mil * | mil * | mil | mil * | mil | mil | |
| | | | - | - | - | ^ | - | <u> </u> | - | • | - | - | - | - | · | - | - | |
| - Wiring | DPr | | Ignore | | 600.00 | | | | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| | DPr | | Ignore | | 600.00 | | | 5 mil | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| | DPr | | Ignore | | 600.00 | | | 5 mil | | | 3.00 | 8.00:4.00 | 6 00:4 00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| | DPr | | lanore | | 600.00 | | | 5 mil | | | 3.00 | 8 00 4 00 | 6 00:4 00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| I Min/Max Propagation | DPr | DP E S4 RCLK | lanore | | 600.00 | | | 5 mil 4 A | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| I otal Etch Length | DPr | T DP E S4 RCTL | Ignore | | 600.00 | | | 5 mil | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| Differential Pair | DPr | DP_E_S4_RPAR | Ignore | | 600.00 | | | 5 mil 🕛 | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| 📖 🖩 Relative Propagation D | DPr | DP_E_S4_RPROT | Ignore | | 600.00 | | | 5 m | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | 11 |
| | DPr | DP_I_FC_RXCCLK | Ignore | | 600.00 | | | 5 m. | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| | DPr | DP_I_FC_RXCFC | Ignore | | 600.00 | | | 5 mil | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| | DPr | DP_I_FC_RXCPAR | Ignore | | 600.00 | | | 5 m | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | 11 |
| | DPr | DP_I_FC_RXCSOF DP_I | Ignore | | 600.00 | | | 5 m 🐂 | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| | DPr | DP_I_FC_RXCSRB | Ignore | | 600.00 | | | 5 m | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| | DPr | I DP_I_FC_TXCFC | Ignore | | 600.00 | | | 5 m | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | 11 |
| | DPr | DP_I_SPI4_RCLK | Ignore | | 600.00 | | | 5 mil | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| | DPr | DP_I_SPI4_RCTL | Ignore | | 600.00 | | | 5 mil | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | 11 |
| | DPr | DP_I_SPI4_RPAR | Ignore | | 600.00 | | | 5 mil | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| | DPr | DP_I_SPI4_RPROT | Ignore | | 600.00 | | | 5 mil | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | 11 |
| ▲ | DPr | DP_I_SPI4_RXDAT0 | Ignore | | 600.00 | | | 5 mil | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| + Physical | DPr | DP_I_SPI4_RXDAT1 | Ignore | | 600.00 | | | 5 mil | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| Le Snacing | DPr | H DP_I_SPI4_RXDAT2 | Ignore | | 600.00 | | | 5 mil | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | 11 |
| Come Net Specing | DPr | H DP_I_SPI4_RXDAT3 | Ignore | | 600.00 | | | 5 m. | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | |
| Same iver spacing | UPr | | ignore | _ | 600.00 | | | | | | 3.00 | 8.00:4.00: | 6.00:4.00:4 | 4.00 | 3.00 | 1.00 | 1.00 | 1 |
| Properties | I → / N | Viring 🖌 Vias 🖌 Impedance 🖌 Min/Max Propag | ation Delays | A Total Etch Le | ngth <u>}</u> Dif | ferential P | air <u> </u> | ativ 🔹 | | | | | | | | | • | |
| DRC | Click and d | drag to change column size | | | | | | | | | | | | | DF | C SYNG | C XNET | // |





Constraint Regions

 Constraint Regions are Shapes with associated Physical and Spacing Constraints

| Manager (connected to | OrCAD PCB Designer Professional 16.6) [Den | noStart] - [Physica | al: Regions: All La | yers [Demo | Start]] | |
|-----------------------------------|--|---------------------|---------------------|------------|---------------------------------|------------|
| Eile Edit Objects Column View Ana | lyze <u>A</u> udit <u>T</u> ools <u>W</u> indow <u>H</u> elp | | | | cāde | ence – 🖶 🗙 |
| | • 4 30 | 🖥 🀔 🏔 | 🖦 🐔 🔆 | 6 - | → Y ₃ Y ₀ | 🖌 🕅 🖏 🏹 |
| Worksheet selector | DemoStart | | | | | |
| Flectrical | Ohiasta | Deferenced | Line Wi | dth | N | eck 🔺 |
| +f Physical | Objects | Physical CSet | Min | Мах | Min Width | Max Length |
| Physical Constraint Set | Type S Name | | mil | mil | mil | mil |
| All Layers | * * | * | * * | | * | * |
| 📄 🗁 Net | Dsn 🖃 DemoStart | DEFAULT | 5 0 | | 5 | 0 |
| All Layers | Rgn BGA | BGA_REGION | 4 0 | | 4 | 0 |
| Legion | | | | | | |
| Spacing | | | | | | |
| 🖳 Same Net Spacing | | | | | | |
| Properties | All Layers | | • | | | • |
| DRC | source: Region BGA | | | | DRC | SYNC // |





OrCAD CADENCE PCB SOLUTIONS

Constraint Regions







Differential Pairs Routing Options

CADENCE PCB SOLUTIONS



EMA Design Automation*

Differential Pairs Routing Options

 Once seeded, it is possible to route tandem differential pairs as well as edge coupled.







Working with Differential Pairs

- Max Uncoupled Length constraint violation Marker = DU
- Pseudo-segments graphically show uncoupling errors in the board
 - Once the length of uncoupled etch exceeds the set value, every segment that is uncoupled is highlighted in this way







Routing Nets with Total Etch Length Constraints

- May be assigned to a Net, Xnet, Bus or Differential Pair
- Both Min and Max are etch length values with optional units
- If no units are specified, drawing units are assumed
- Either value is optional May specify only Min, or only Max

| 🚰 Allegro Constraint Manager (connect | ted to OrCAD PCB Designer Professional 16.6) [Rdy2Route | _XL] - [Electrical: | Nets: Ro | outing [Rd | y2Route | _XL]] | | | | | x |
|---------------------------------------|--|---------------------|----------|------------|----------------------|--------------|-----------|--------|--------------|------------------|------|
| File Edit Objects Column View | v A <u>n</u> alyze <u>A</u> udit <u>T</u> ools <u>W</u> indow <u>H</u> elp | | | | | | | | c | ādence - 🖻 | × |
| a x c c (9 🖞 | • 💽 🖌 📜 | 🍕 🚠 🖣 | # | ÷ 🗗 | ¢œ <mark>s</mark> œ∳ | 7 3 1 | 6 🏹 | Yr Y | v 🖓 🐐 🛛 | ⇔ _ ⇒ _ | |
| * Worksheet selector # * * | Rdy2Route_XL | | | | | | | | | | |
| Flectrical | 01: | | Tota | l Etch Ler | igth | Tota | I Etch Le | ngth | Unrouted Net | Routed/Manhattan | |
| Electrical Constraint Set | Objects | Electrical CSet | Min | Actual | Margin | Max | Actual | Margin | Length | Ratio | |
| | Type S Name | cloothidal obot | mil | mil | mil | mil | mil | mil | mil | % | 1 11 |
| Total Etch Length | * * | * | * | * | * | * | * | * | * | * | 1 IV |
| Differential Pair | Net D0 | EC SET2 | 2300 | | | 2500 | | | | | |
| 📄 🗁 Net 📃 | Net D1 | EC SET2 | 2300 | | | 2500 | | | ********* | | |
| 🗄 📠 Routing | Net D2 | EC SET2 | 2300 | | | 2500 | | | ********* | | |
| Total Etch Length 🔻 | Net D3 | ECSET2 | 2300 | | | 2500 | | | ********* | | |
| Physical | Net D4 | ECSET2 | 2300 | | | 2500 | | | | | 1 II |
| La Procina | Net D5 | EC SET2 | 2300 | | | 2500 | | | | | |
| Unif Spacing | Net D6 | EC SET2 | 2300 | | | 2500 | | | | | |
| 🖳 Same Net Spacing | Net D7 | EC SET2 | 2300 | | | 2500 | | | | | - |
| Properties | Total Etch Length / Differential Pair / | | | • | | | | | | • | |
| DRC DRC | source: Net D5 (read only) PASS ('Analyze' to view results) |) | | | | | | | | ORC SYNC XNET | r / |





Routing Nets with Total Etch Length Constraints: Delay Tune

- Use the Delay Tune function to add length
- May also be used to match the length of a group of nets







Constraint Resolution Physical

- Top displays element information
 - Description
 - X/Y location
 - Net name

- Bottom displays constraint rules
 - Constraint set name
 - Constraint set rules
 - Constraint values

| | Constraint Hierarchy | |
|-------------------|--|-----------|
| | Element l | Element 2 |
| Description | Vertical Line Segment "Ra3, Etch/Top" | |
| Location | (2100.00 2575.00) | |
| NetClass | | |
| Bus | | |
| DiffPair | | |
| XNet | | |
| Net | <u>RA3</u> | |
| PinPair | | |
| NetClass-NetClass | | |
| Region | | |

Segment width = 6.00 mils. Segment length = 300.00 mils.

Resolved Physical Constraints

| Resolved Level | Source Name | Constraint | Value |
|-------------------|----------------|---------------------|-------|
| Net | MIN_LINE_WIDTH | Minimum Line Width | 3 MIL |
| Design | DEFAULT | Minimum Neck Width | 6 MIL |
| Design | DEFAULT | Maximum Neck Length | 0 MIL |
| Design | DEFAULT | Maximum Line Width | 0 MIL |









Constraint Resolution Spacing

- Top displays element information
 - Description
 - X/Y location
 - Net name

- Bottom displays constraint rules
 - Constraint set

name

- Constraint set rules
- Constraint values

| | <u>Constraint</u> | <u>Hierarchy</u> | | |
|-------------------|---------------------|--------------------|----------------|--------|
| | Element 1 | | Element 2 | |
| Description | Vertical Line Segme | nt "Ra3, Etch/Top" | Connect Pin "U | 10.30' |
| Location | (2100.00 2575.00) | | (2125.00 2625. | 00) |
| NetClass | | | | |
| Bus | | | | |
| DiffPair | | | | |
| XNet | | | | |
| Net | <u>RA3</u> | | <u>RA6</u> | |
| PinPair | | | | |
| NetClass-NetClass | | | | |
| Region | | | | |
| | | | | |
| Air | gap distance betwee | n elements = 10.00 | mils | |
| | Resolved Space | ing Constraints | | |
| | | | | |

Display > Constraint Drag Select







Design Reuse Placement Replication

- Available in Placement Application Mode only
- Allows creation of seed circuits
- May be replicated
 - Within the current design
 - From one design to another
- May include:
 - Component Placement
 - Related Routing
 - Local Shapes
 - Reference Designator Placement





Design Reuse Placement Replication













Demo Time!

- Adding Properties in OrCAD Capture
- Assigning Differential Pairs in OrCAD Capture
- Passing Properties from OrCAD Capture to PCB Editor
- Placing Components in Rooms
- Import Technology Files
- Apply Differential Pair Constraints
- Routing Differential Pairs
- Routing Nets with Total Etch Length Constraints
- Placement Replication





