

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d



SEMICONDUCTOR®

Application Note

December 1993

AN-7505

Abstract

Conventional vertical power MOSFETs are limited at high voltages (>500V) by the appreciable resistance of their epitaxial drain region. In a new MOS-gate controlled device called an IGBT, this limitation is overcome by modulating the conductivity of the resistive drain region, thereby reducing the on-resistance of the device by a factor of at least 10. However, the device previously described is slow in turnoff, having a fall time in the range 8 to 40us. The purpose of our present work has been to reduce the fall time significantly and to increase the latching current level of the IGBTs, while retaining its desirable features. By modification of the epitaxial structure and addition of recombination centers, we have achieved fall times as low as 0.1µs and latching currents as high as 50A, while retaining on-resistance values <0.2 Ω for a 0.09cm² chip area. The techniques used for the introduction of recombination centers include electron, gamma-ray, and neutron irradiation, as well as heavy metal doping. For a series of IGBTs (with forward-blocking voltage capabilities of 400-600V), the fall time can be reduced by more than one order of magnitude with a penalty of less than a 20 % increase in on-resistance.

Introduction

Vertical MOSFETs have become increasingly important in discrete power device applications due primarily to their high input impedance, rapid switching times and low on-resistance. However, the on-resistance of such devices increases with increasing drain-source voltage capability.^[1-3] thereby limiting the practical value of power MOSFETs to applications below a few hundred volts. This limitation has been effectively overcome by the development of a new MOS power device in which the conductivity of the n-type epitaxial drain region is greatly increased (modulated) by the injection of minority carriers from a p-type substrate. We have called this device a COMFET-an acronym for **CO**nductivity **M**odulated **F**ield **E**ffect Transistor;^[4] the device has also been called an IGBT or **I**nsulated **G**ate **B**ipolar Transistor.

The devices, as originally described, had most of the advantages of conventional power MOSFETs; in ad dition, they exhibited more than an order-of-magnitude reduction in high current on-resistance values, permitting improved utilization of silicon chip area. However, they also had two disadvantages:

When a IGB T is turned off, the injected minority carriers that remain in the epitaxial drain region decay by recombination with majority carriers at a rate determined by the minority-carrier lifetime, τ_F . Large values of τ resulted in anode-current fall time, t_F , in the range 8-40ms. $^{[4,5]}$

The maximum operating current is limited by latchup of the parasitic thyristor that is inherent in the device structure. Typical latching current levels of I_L , $\lesssim 10A$ were observed in 0.09cm² area devices when the gate voltage was turned off rapidly (<1ms); for slower gate voltage turnoff (~10ms), I_L values as high as ~30A were observed.

The purpose of the present work has been to reduce t_F and to increase I_L while retaining the desirable features of the device. By modifying the epitaxial structure and adding recombination centers to the epitaxial drain region, we have achieved t_F values as low as 100ns and I_L values as high as 50A with rapid gate voltage turnoff.

Modified Structure

A schematic diagram of the original IGBT structure^[4] is shown in Figure 1(a), and the equivalent circuit is shown in Figure 1(b); they are similar to those o f an MOS-gated thyristor except for the presence of the shunting resistance Rs in each unit cell. The fabrication is like that of a s tandard n-channel power MOSFET, except that the n-epitaxial layer is grown on a p+ substrate instead of an n+ substrate. The heavily doped p+ region in the center of each unit cell, combined with the aluminum contact shorting the n+ and p+ regions, provides the shunting resistance RS. This has the effect of lowering the current gain of the n-p-n transistor in the equivalent circuit so that α npn + α pnp <1, thereby preventing latching over a large operating range of an ode voltage V_A and anode current i_A. However, for sufficiently large iA, emitter injection in the n-p-n transistor will increase, accompanied by an increase in α npn. When α npn + α pnp increases to 1, the four-layer device will latch; the level of iA at which this occurs is the latching current level, I_I. Thus, it can be seen that a structure modification that lowers α pnp will allow a greater range of i_A (and α npn) without latching; that is, a reduction in α pnp corresponds to an increase in I_I.

The modified structure shown in Figure 1(C) differs from that in Figure 1(A) by the addition of a thin (~10mm) layer of n+ silicon in the epitaxial structure between the n- region and the p+ substrate. This n+ layer lowers the emitter injection efficiency of the p-n-p transistor in the equivalent circuit, and results in an increase in I_L by a factor of 2 to 3. In addition, there is also a reduction in t_F.

These results are illustrated in Figure 2, in which t_F , is plotted versus i_A for each device structure. It should be noted that IGBTs with the modified structure can block high voltage only in the forward voltage direction since the emitter junction (p+ - n+) of the p-n-p transistor breaks down at a low level when the polarity of the applied voltage is reversed.



FIGURE 1A. SCHEMATIC DIAGRAM OF ORIGINAL IGBTS STRUCTURE



FIGURE 1B. EQUIVALENT CIRCUIT



FIGURE 1C. SCHEMATIC DIAGRAM OF MODIFIED STRUCTURE



FIGURE 2. ANODE-CURRENT FALL TIME t_F VERSES ANODE CURRENT FOR ORIGINAL STRUCTURE AND MODIFIED STRUCTURE

Addition Of Recombination Centers

We have used a variety of techniques to add recombination centers to IGBTs; these include high energy electron, gamma ray, and fast neutron irradiation, as well as heavy metal doping. The irradiations were carried out after completion of all of the high-temperature processing steps, but in each case an additional heat treatment was necessary to stabilize the devices by annealing out gate oxide charge, as well as those radiation induced defects in the silicon (recombination centers) that would otherwise anneal out slowly at the device operating temperature.^[7] Typical values of t_F of the order of 1µs or less were achievable using any of the techniques.



FIGURE 3. ANODE-CURRENT FALL TIME t_F VERSUS ANODE CURRENT FOR AN AS-FABRICATED DEVICE AND AFTER 14MeV NEUTRON IRRADIATION (10¹³n/cm²) FOLLOWED BY ANNEALING AT +300°C.

An example of the variation of tF, with iA (1) as fabricated and (2) after irradiation with 14MeV neutrons and annealing is shown in Figure 3. Here, the neutron fluence was ~ 10^{13} n/cm²; this was followed by annealing at + 300° C. Note that t_F, has not only been drastically reduced, but is virtually constant at ~ 0.6μ s; i.e., almost independent of i_A.







ANODE CURRENT ON EXPANDED TIME SCALE 5A/DIV 100ns/DIV t_{FALL} ~ 160ns

FIGURE 4. IGBTS ANODE CURRENT AND GATE VOLTAGE WAVEFORMS

It is possible to lower t_{F} , still further by appropriate irradiation and annealing or b y heavy metal doping procedures, although this is not necessarily desirable for reasons that are discussed below. The smallest values of t_{F} , that we have obtained for fully stabilized IGBTs is in the range 100ns to 200ns. This is illustrated in Figure 4.

The reduction in minority carrier lifetime that allows faster switching also carries with it a penalty higher forward voltage drop when the device is turned on: i.e., higher on-resistance. Since, in the forward conduction of an IGBT, current and voltage are not linearly related, it is necessary to specify a current level at which to compare on-resistance values of different devices. In Figure 5 we plot the on-resistance (at iA = 20A) of a series of devices with 0.09 cm^2 chip area against their t_F, values after irradiation and annealing. All t_F, values shown were obtained at $i_A = 5A$; for the devices with short switching times, t_F, is virtually independent of i_A. Clearly, there is a trade-off involved, and the optimum choice of a value for t_E, and the corresponding on-resistance value will depend, to some extent, on the intended application. However, even for the shortest switching times shown (100ns), the on-resistance value of 0.2Ω is approximately an order-of-magnitude less than that of c omparably sized n-channel MOSFETs.



FIGURE 5. ON-RESISTANCE vs. ANODE-CURRENT FALL TIME t_F FOR A SERIES OF IGBTs AFTER VARIOUS IRRA-DIATION AND ANNEALING TREATMENTS

Temperature Dependence of T_F, and I_L

All of the device performance data presented thus far have been measured at ro om temperature. However, power devices are often operated at elevated temperatures, and it is important to determine how their performance varies with temperature. In Figure 6 the variation of \models and I_L for a device that has been irradiated and annealed is plotted versus temperature in the range +25°C to +150°C. This behavior is typical of all of the devices we have tested; i.e., t_F increases and I_L decreases with increasing temperature, both by a factor of between 2 and 3 in the interval +25 °C to +150°C.



FIGURE 6. VARIATION OF ANODE-CURRENT FALL TIME t_F AND LATCHING CURRENT IL WITH TEMPERATURE

Summary

By modification of the epitaxial structure of the IGBT and the addition of recombination centers, we have achieved anodecurrent fall times as low as 100ns in IGBTs with latching currents as high as 50A for a 0.09cm² chip area. We have described the trade-off between on-resistance and anodecurrent fall time that may be o btained, and have demonstrated the variation of an ode-current fall time and latching current with operating temperature.

Acknowledgment

The authors are indebted to D. Bergman, R. Ford, F. DiGeronimo, G. Loone y, P. Robinson, W. Romito, L. Sk urkey, M. Snowden, R. Stolzenberger, and the staff of the Integrated Circuit Technology Center at RCA Laboratories for their various contributions to the fabrication and characterization of the IGBTs. A special thank you goes to F. Taft, Z. Streletz, and H. Hendel who carried out the device irradiations.

References

- M. L.Tarng, "On-Resistance Characterization of VDMOS Power Transistors", IEDM Tech. Dig., 1981, pp 429-433.
- [2] C. Hu, "Optimum Doping Profile for Minimum Ohmic Resistance and High Breakdown Voltage", IEEE Trans. Electron Devices ED-26, p 243, (1979).
- [3] B. Jayant Baliga, "Switching Lots of Watts at High Speeds", IEEE Spectrum 18, p 42 (Dec. 1981).
- [4] J.P. Russell, A. M. Goodman, L. A. Goodman and J. M. Neilson, "The IGBTs - A New High Conductance MOS-Gated Device", IEEE Electron Device Letters EDL-4, pp 63-65(1983).
- [5] B. J. Baliga, M. S. Adler, P. V. Gray, R. P. Love and N. Zommer, "The Insulated Gate Rectifier (IGR): A New Power Switching Device", IEDM Tech. Dig., 1982, pp 264-267.
- [6] H. W. Becke and C. F. Wheatley, "Power MOSFET With An Anode Region", U. S. Patent 4,364,073, issued Dec. 1982 (expired).
- [7] S. K. Ghandi, Semiconductor Power Devices (John Wiley, New York, 1977) p 296.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series[™] MicroPak[™]

FAST ® FASTr™ FRFET™ GlobalOptoisolator™ GTO™ HiSeC™ I²C[™] **ISOPLANAR™** LittleFET™ MicroFET™

MICROWIRE™ OPTOLOGIC[®] **OPTOPLANAR™** PACMAN™ POP™ Power247™ PowerTrench ® QFET™ QS™ QT Optoelectronics™ Quiet Series™

SILENT SWITCHER® SMART START™ SPM™ STAR*POWER™ Stealth™ SuperSOT™-3 SuperSOT™-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation[™]

UHC™ UltraFET® VCX™

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC