



# Complementary Pair Enhancement Mode Field Effect Transistor


## BSS8402DW

### FEATURES

- Low On-Resistance.
- Low Gate Threshold Voltage.
- Low Input Capacitance.
- Fast Switching Speed.
- Low Input/Output Leakage.
- Complementary Pair.



Lead-free



### ORDERING INFORMATION

Type No.	Marking	Package Code
BSS8402DW	KNP	SOT-363

MAXIMUM RATING – Total Device @  $T_a=25^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	Value	Units
$P_D$	Power Dissipation	200	mW
$R_{\theta JA}$	Thermal resistance, Junction-to-Ambient	625	$^\circ\text{C}/\text{W}$
$T_J, T_{stg}$	Junction and Storage Temperature	-55 to +150	$^\circ\text{C}$

### Maximum Ratings N-CHANNEL –Q<sub>1</sub>, 2N7002 Section

@  $T_a=25^\circ\text{C}$  unless otherwise specified

Symbol	Parameter	Value	Units
$V_{DSS}$	Drain-Source voltage	60	V
$V_{DGR}$	Drain-Gate voltage( $R_{GS} \leq 1.0\text{M}\Omega$ )	60	V
$V_{GSS}$	Gate -Source voltage continuous Pulsed	$\pm 20$ $\pm 40$	V
$I_D$	Drain current continuous continuous@ $100^\circ\text{C}$ Pulsed	115 73 800	mA



## Complementary Pair Enhancement Mode Field Effect Transistor **BSS8402DW**

### Maximum Ratings N-CHANNEL –Q<sub>2</sub>, BSS84 Section

@ Ta=25°C unless otherwise specified

Symbol	Parameter	Value	Units
V <sub>DSS</sub>	Drain-Source voltage	-50	V
V <sub>DGR</sub>	Drain-Gate voltage( $R_{GS} \leq 1.0\text{M}\Omega$ )	-50	V
V <sub>GSS</sub>	Gate -Source voltage continuous	$\pm 20$	V
I <sub>D</sub>	Drain current continuous	-130	mA

### ELECTRICAL CHARACTERISTICS @ Ta=25°C unless otherwise specified

#### Q<sub>1</sub>,2N7002 Section

Parameter	Symbol	Test conditions	MIN	TYP	MAX	UNIT
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =10μA	60	70	-	V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1	-	2.5	
Gate-body Leakage Forward Reverse	I <sub>GSS</sub>	V <sub>DS</sub> =0V, V <sub>GS</sub> =20V V <sub>DS</sub> =0V, V <sub>GS</sub> =-20V	- -	- -	100 -100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =60V, V <sub>GS</sub> =0V	-	-	1	μA
		V <sub>DS</sub> =60V, V <sub>GS</sub> =0V, T <sub>j</sub> =125°C	-	-	500	
On-state Drain Current	I <sub>D(On)</sub>	V <sub>GS</sub> =10V, V <sub>DS</sub> =7.5V	0.5	1.0	-	A
Drain-Source on-voltage	V <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =500mA V <sub>GS</sub> =5V, I <sub>D</sub> =50mA	- -	0.6 0.09	3.75 1.5	V
Forward transconductance	g <sub>FS</sub>	V <sub>DS</sub> =10V, I <sub>D</sub> =200mA	80	-	-	mS
Static drain-Source on-resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =5.0V, I <sub>D</sub> =50mA V <sub>GS</sub> =10V, I <sub>D</sub> =500mA, T <sub>j</sub> =125°C	- -	3.2 4.4	7.5 13.5	Ω
Input capacitance	C <sub>ISS</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, f=1.0MHz	-	22	50	pF
Output capacitance	C <sub>OSS</sub>		-	11	25	
Reverse transfer capacitance	C <sub>RSS</sub>		-	2	5	
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>DD</sub> = 30V, I <sub>D</sub> = 0.2A, R <sub>L</sub> = 150Ω, V <sub>GS</sub> = 10V, R <sub>GEN</sub> = 25Ω	-	7	20	ns
Turn-Off Delay Time	t <sub>D(OFF)</sub>		-	11	20	ns



## Complementary Pair Enhancement Mode Field Effect Transistor **BSS8402DW**

ELECTRICAL CHARACTERISTICS @  $T_a=25^\circ\text{C}$  unless otherwise specified

Q<sub>2</sub>, BSS84 Section

Parameter	Symbol	Test conditions	MIN	TYP	MAX	UNIT
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS}=0\text{V}, I_D=-250\mu\text{A}$	-50	-	-	V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS}=V_{GS}, I_D=-1\text{mA}$	-0.8	-	-2	
Gate-body Leakage Forward Reverse	$I_{GSS}$	$V_{DS}=0\text{V}, V_{GS}=20\text{V}$ $V_{DS}=0\text{V}, V_{GS}=-20\text{V}$	-	-	100 -100	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=-50\text{V}, V_{GS}=0\text{V}, T_j=25^\circ\text{C}$	-	-	-15	nA
		$V_{DS}=-50\text{V}, V_{GS}=0\text{V}, T_j=125^\circ\text{C}$	-	-	-60	
		$V_{DS}=-25\text{V}, V_{GS}=0\text{V}, T_j=25^\circ\text{C}$	-	-	-100	
Forward transconductance	$g_{FS}$	$V_{DS}=-25\text{V}, I_D=-0.1\text{A}$	0.05	-	-	S
Static drain-Source on-resistance	$R_{DS(\text{ON})}$	$V_{GS}=-5\text{V}, I_D=-0.1\text{A}$	-	-	10	$\Omega$
On-state drain current	$I_{D(\text{ON})}$	$V_{GS}=10\text{V}, V_{DS}=7.5\text{V}$	0.5	1.0	-	A
Input capacitance	$C_{ISS}$	$V_{DS}=-25\text{V}, V_{GS}=0\text{V}, f=1.0\text{MHz}$	-	-	45	pF
Output capacitance	$C_{OSS}$		-	-	25	
Reverse transfer capacitance	$C_{RSS}$		-	-	12	
Turn-On Delay Time	$t_{D(\text{ON})}$	$V_{DD} = -30\text{V}, I_D=-0.27\text{A},$ $V_{GS}=-10\text{V}, R_{\text{GEN}}= 50\Omega$	-	10	-	ns
Turn-Off Delay Time	$t_{D(\text{OFF})}$		-	18	-	ns

TYPICAL CHARACTERISTICS @  $T_a=25^\circ\text{C}$  unless otherwise specified




Fig. 1 On-Region Characteristics




Fig. 2 On-Resistance vs. Drain Current

## Complementary Pair Enhancement Mode Field Effect Transistor **BSS8402DW**




Fig. 3 On-Resistance vs. Junction Temperature




Fig. 4 On-Resistance vs. Gate-Source Voltage




Fig. 5 Typical Transfer Characteristics




Fig. 6 Max Power Dissipation vs. Ambient Temperature




Fig. 7 Drain-Source Current vs. Drain-Source Voltage




Fig. 8 Drain Current vs. Gate-Source Voltage



## Complementary Pair Enhancement Mode Field Effect Transistor **BSS8402DW**

Fig. 7 Drain-Source Current vs. Drain-Source Voltage




Fig. 9 On-Resistance vs. Gate-Source Voltage




Fig. 11 On-Resistance vs. Drain Current

Fig. 8 Drain Current vs. Gate-Source Voltage




Fig. 10 On-Resistance vs. Junction Temperature




## Complementary Pair Enhancement Mode Field Effect Transistor **BSS8402DW**


### PACKAGE OUTLINE

Plastic surface mounted package

SOT-363



### SOLDERING FOOTPRINT



### PACKAGE INFORMATION

Device	Package	Shipping
BSS8402DW	SOT-363	3000/Tape&Reel