Datasheet



8-bit MCU with 4k program EPROM, 256-byte RAM,1 low noise OPAMP, 8-ch 14-bit ADC,4 × 20 LCD driver and RTC



#### Fortune Semiconductor Corporation 富晶電子股份有限公司

ame J 成功有限公司 23F., No.29-5,Sec. 2, Zhongzheng E. Rd., Danshui Dist, New Taipei City 251, Taiwan Tel.: 886-2-28094742 Fax: 886-2-28094874 www.ic-fortune.com

This manual contains new product information. Fortune Semiconductor Corporation reserves the rights to modify the product specification without further notice. No liability is assumed by Fortune Semiconductor Corporation as a result of the use of this product. No rights under any patent accompany the sale of the product.

### Contents

1.	DEVIC	E OVERVIEW	10
	1.1	High Performance RISC CPU	10
	1.2	Peripheral Features	10
	1.3	Analog Features	10
	1.4	Special Microcontroller Features	
	1.5	CMOS Technology	10
	1.6	Applications	11
	1.7	Ordering Information	11
	1.8	Pin Configuration	
	1.9	Pin Description	13
	1.10	Functional Block Diagram	14
	1.11	CPU Core	
	1.12	Clocking Scheme/Instruction Cycle	18
2.	ELECT	RICAL CHARACTERISTICS	19
	2.1	Absolute Maximum Ratings	19
	2.2	DC Characteristics (VDD=3V, $T_A=25^{\circ}$ C, unless otherwise noted)	19
	2.3	ADC Characteristics (VDD=3V, $T_A$ =25 $^{\circ}$ C, unless otherwise noted)	20
	2.4	OPAMP Characteristics (VDD=3V, $T_A=25^{\circ}$ C, unless otherwise noted)	20
	2.5 Te	mperature Characteristics(VDD=3V)	20
3.	мемо	RY ORGANIZATION	21
	3.1	Program Memory Structure	21
	3.2	Data Memory Structure	21
	3.3	System Special Registers	22
		3.3.1 Special Register Contents after External Reset (Power On Reset) and WDT Reset	
		3.3.2       IND and FSR Registers         3.3.3       STATUS Register	23 24
		3.3.4 INTE and INTF registers	
	3.4	Peripheral Special Registers	27
4.	POWE	R SYSTEM	29
	4.1	Voltage Doubler	33
	4.2	Voltage Regulator	35
	4.3	Analog Bias Circuit	36
	4.4	Analog Common Voltage Generator	37
	4.5	Low Battery Comparator	38

	4.6	Bandgap Voltage and Temperature Sensor	39
5.	CLOCK	(SYSTEM	40
	5.1	Oscillator State	41
	5.2	CPU Instruction Cycle	42
	5.3	ADC Sample Frequency	43
	5.4	Beeper Clock	44
	5.5	Voltage Doubler Operation Frequency	45
	5.6	Chopper Operation Amplifier Input Control Signal	46
	5.7	TMCLK Timer and LCD Module Input Clock	47
6.	TIMER	MODULE, WATCH DOG TIMER AND PROGRAMMABLE COUNTER	48
	6.1	Timer Module	53
		6.1.1 Timer module interrupt	
		6.1.2 Using Timer with External/Internal Clock	
	6.2	Watch Dog Timer	
	6.3	Dual 16-bit Programmable Counter	
7.	I/O PO	RT	
	7.1	Digital I/O Port with Analog Input Channel Shared: PT1[7:0]	
	7.2	Digital I/O Port and External Interrupt Input : PT2[0], PT2[1], PT3[0], PT3[1]	
	7.3	Digital I/O Port or PDM Output : PT2[2] and PT2[5]	79
	7.4	Digital I/O Port or I2C Serial Port : PT2[3]/SDA, PT2[4]/SCL	
	7.5	Digital I/O Port : PT2[6]	
	7.6	Digital I/O Port or Buzzer Output : PT2[7]	84
8.	PDM (F	PULSE DENSITY MODULATOR) MODULE	86
9.	I2C MC	DULE (SLAVE MODE ONLY)	93
10.	ANALO	DG FUNCTION NETWORK	100
	10.1	Analog to Digital Converter (ADC) :	.109
	10.2	OPAMP : OP1	. 113
11.	ADC A	PPLICATION GUIDE	115
	11.1	ADC Output Format	. 115
	11.2	ADC Linear Range	. 115
	11.3	ADC Output Rate and Settling Time	. 115
	11.4	ADC Input Offset	. 115
	11.5	ADC Digital Output	. 116
	11.6	ADC Resolution	. 116
12.	LOW N	OISE OPERATION AMPLIFIER GUIDE	117
	12.1	Single End Amplifier Application	. 117

	12.2	Differential Amplifier
13.	LCD D	RIVER
14.	HALT	AND SLEEP MODES
15.	INSTR	UCTION SET
	15.1	Instruction Set Summary132
		Instruction Description134
16.	PACK	AGE INFORMATION
	16.1	Package Outline
	16.2	Package Outline(3.2mm QFP100)146
17.	REVIS	ON HISTORY
		$\nabla$ $\mathcal{C}$



### Figure List

Figure 1-1 FS98O22 pin configuration	. 12
Figure 1-2 FS98O22 function block	. 14
Figure 1-3 FS98O22 CPU core function block	. 16
Figure 1-4 FS98022 instruction cycle	
Figure 2-1 VDDA vs Temp @ VDD=3V Figure 2-2 VREF vs Temp @ VDD=3V	
Figure 2-3 LVR vs Temp @ VDD=3V	
Figure 3-1 FS98O22 program memory structure	. 21
Figure 3-2 IND & FSR function description	
Figure 4-1 FS98022 power system block	. 29
Figure 4-2 Voltage Doubler	
Figure 4-3 Voltage regulator	
Figure 4-4 analog bias circuit	
Figure 4-5 analog common voltage generator	
Figure 4-6 low battery comparator function block	
Figure 4-7 Bandgap voltage and temperature sensor function block	39
Figure 5-1 FS98O22 clock system function block	40
Figure 5-2 FS98O22 oscillator state block	
Figure 6-1 FS98022 timer module function block	
Figure 6-2 watch dog timer function block	
Figure 6-3 Programmable Counter Working block diagram	
Figure 6-4 Programmable Counter Counter mode	
Figure 6-5 Programmable Counter Pulse Width Measurement mode	60
Figure 6-6 Programmable Counter Frequency Measurement mode	
Figure 7-1 PT1[7:0] function block	
Figure 7-2 PT2[0] PT2[1] PT3[0] PT3[1] function block	. 73
Figure 7-3 PT2[2] function block	
Figure 7-3 PT2[2] function block	00 0
Figure 7-4 PT2[5] PT2[4] function block	
Figure 7-5 P12[6] function block	
Figure 8-1 FS98O22 PDM module function block	
Figure 8-2 PDM module signal generation.	
Figure 9-1 FS98022 I2C module communication	
Figure 9-2 I2C module function block	
Figure 9-3 I2C waveform for reception	
Figure 9-4 I2C waveforms for transmission	
Figure 10-1 FS98O22 analog function network	100
Figure 10-2 FS98O22 ADC function block	109
Figure 12-1 single end amplifier application example	
Figure 12-2 differential amplifier example	
Figure 13-1 LCD driver control block	
Figure 13-2 LCD control mode	
Figure 13-3 LCD duty mode working cycle	
Figure 13-4 1/3 bias LCD power system circuit connection example	
Figure 13-5 1/3 bias LCD power system clock	122
Figure 13-6 1/2 bias LCD power system circuit connection example	
Figure 13-7 1/2 bias LCD power system clock	
Figure 16-1 FS98O22 package outline	
Figure 16-2 FS98O22 3.2mm QFP100 package outline	146

### **Table List**

Table 1-1 Ordering Information	11
Table 1-2 FS98O22 pin description	13
Table 1-3 FS98O22 main function description table	
Table 1-4 FS98O22 CPU core block diagram description table	
Table 2-1 FS98O22 absolute maximum rating table	
Table 2-2 FS98O22 DC characteristics	19
Table 2-3 FS98O22 ADC characteristics	20
Table 2-4 FS98O22 OPAMP characteristics	
Table 3-1 FS98O22 Data memory structure	21
Table 3-2 system register table	
Table 3-3 special register reset table	22
Table 3-4 peripheral special registers table	27
Table 4-1 FS98O22 power system register table	
Table 4-2 Voltage Doubler register table	
Table 4-3 Voltage Doubler operation frequency selection table	
Table 4-4 voltage regulator register table	
Table 4-5 analog bias circuit register table	
Table 4-6 analog common voltage generator register table	
Table 4-7 low battery comparator register table	
Table 4-8 low battery comparator voltage detection selection table	
Table 4-9 bandgap voltage and temperature sensor register table	
Table 5-1 FS98022 clock system register table	
Table 5-2 FS98O22 clock system register table	41
Table 5-3 MCK selection table	41
Table 5-4 CLK selection table	
Table 5-5 oscillator state selection table	
Table 5-6 FS98022 CPU instruction cycle register table	42
Table 5-7 MCK selection table	72
Table 5-8 instruction cycle selection table	72
Table 5-9 ADC sample frequency selection table	
Table 5-9 ADC sample frequency selection table	
Table 5-11 MCK selection table	
Table 5-12 CLK selection table	
Table 5-13 beeper clock selection table	
Table 5-14 register and the beeper clock selection table	44
Table 5-14 register and the beeper clock selection table	45
Table 5-16 Voltage Doubler operation frequency selection table	
Table 5-16 Voltage Doubler operation requercy selection table	
Table 5-17 CLK selection table	
Table 5-19 chopper control signal selection table	40
Table 5-19 chopper control signal selection table	40
Table 5-20 TMCLK selection table	47
Table 6-1 Timer module and watch dog timer register table	
Table 6-2 timer module interrupt register table	
Table 6-3 timer selection table	
Table 6-4 external timer setup register table	
Table 6-5 CLK selection table	
Table 6-6 MCK selection table	
Table 6-7 TMCLK selection table	
Table 6-8 registers and timer selection table	
Table 6-9 watch dog timer register table	
Table 6-10 Programmable Counter working mode selection table	
Table 6-11 Programmable Counter Clock signal selection table	
Table 7-1 FS98022 I/O port register table	
Table 7-2 PT1 register table	
Table 7-3 PT2 register table	
Table 7-4 PT2 register table	
Table 7-5 PT2 register table	
Table 7-6 PT2 register table	83
Table 7-7 PT2[7] register table	

Table 8-1 PDM module register table	88
Table 8-2 PMD register table	
Table 8-3 PDM CLK selection table	92
Table 9-1 I2C module register table	
Table 9-2 I2C register table	
Table 10-1 analog function network register table	101
Table 10-2 ADC function register table	110
Table 10-3 FTIN selection table	110
Table 10-4 FTB selection table	110
Table 10-5 INH selection table	
Table 10-6 INL selection table	
Table 10-7 ADG selection table	
Table 10-8 VRH selection table	
Table 10-9 SVRL selection table	
Table 10-10 ADC output rate selection table	
Table 10-11 ADC sample frequency selection table	
Table 10-12 FS98O22 OPAMP register table	
Table 10-13 OP1P selection table	
Table 10-14 OP1N selection table	
Table 10-15 chopper mode selection table	114
Table 11-1 ADC rolling counts versus ADM	116
Table 11-2 ADC rolling counts versus VR	116
Table 13-1 LCD frame frequency selection table	120
Table 13-2 LCD duty selection table	120
Table 13-3 FS98O22 LCD driver register table	124
Table 13-4 LCD driver register table	
Table 13-5 CLK selection table	
Table 13-6 MCK selection table	129
Table 13-7 TMCLK selection table	
Table 13-8 LCD frame frequency selection table	
Table 13-9 LCD duty control mode selection table	130
Table 15-1 FS98O22 instruction set table	132

### **Register List**

Register STATUS at address 04H	
Register INTE at address 07H	
Register INTF at address 06H	
Register PCK at address 15H	
Register NETE at address 10H	
Register NETF at address 1DH	
Register SVD at address 1FH	
Register CTAH at address 08H	
Register CTAL at address 09H	
Register CTBH at address 0AH	
Register CTBL at address 0BH	
Register CTCON at address 0CH	
Register WDTCON at address 0DH	
Register TMOUT at address 0EH	
Register TMCON at address 0FH	
Register PT1 at address 20H	63
Register PT1EN at address 21H	
Register PT1PU at address 22H	63
Register AIENB1 at address 23H	
Register PT2 at address 24H	
Register PT2EN at address 25H	
Register PT2PU at address 26H	
Register PT2MR at address 27H	
Register PT3 at address 28H	
Register PT3EN at address 29H	
Register PT3PU at address 2AH	
Register PT3MR at address 2BH	
Register PT20CB at address 37H	
Register PT2MR at address 27H	
Register PMD1H at address 30H	
Register PMD1L at address 31H	
Register PMD2H at address 30H	
Register PMD2L at address 31H	
Register PMCON at address 36H	
Register I2CCON at address 57H	
Register I2CSTA at address 58H	96
Register I2CADD at address 59H	
Register I2CBUF at address 5AH	97
Register ADOH at address 10H	102
Register ADOL at address 11H	102
Register ADOLL at address 12H	103
Register ADCON at address 13H	103
Register PCK at address 15H	
Register NETA at address 18H	
Register NETB at address 19H	106
Register NETC at address 1AH	
Register NETD at address 1BH	
Register LCD1 at address 40H	
Register LCD2 at address 41H	
Register LCD2 at address 42H	
Register LCD3 at address 42H	
Register LCD4 at address 43H	
Register LCD5 at address 44H	
Register LCDENR at address 54H	

#### 1. Device Overview

The FS98O22 is a CMOS 8-bit single chip microcontroller(MCU) with embedded a 4kx16 bits one-time programmable (OTP) ROM, a 8-channel 14-bit fully differential input analog to digital converter, low noise amplifier, and 4 x 20 LCD driver.

The FS98O22 is best suited for applications such as electrical scale, meter, and sensor or transducer measurement application etc.

#### 1.1. High Performance RISC CPU

- 8-bit single chip microcontroller(MCU).
- Embedded 4k x 16 bits program memory with one-time programmable (OTP) ROM.
- 256-byte data memory (SRAM).
- Only 37 single word instructions to learn
- 8-level memory stacks.

#### 1.2. Peripheral Features

- 16-bit bi-directional I/O port.
- PDM (Pulse Density Modulator) output.
- Buzzer output.
- I2C serial I/O port (slave mode only).
- 4 x 20 LCD drivers.
- One 8-channel 14-bit fully differential input analog to digital converter(ADC)
- One low noise amplifier

#### 1.3. Analog Features

- 8-channel Sigma-Delta ADC with programmable output rate and resolution.
- Low noise (1µV Vpp without chopper, 0.5µV Vpp with chopper, 0.1Hz~1Hz) OPAMP with chopper controller.

#### 1.4. Special Microcontroller Features

- External 32768Hz crystal oscillator (RTC).
- Embedded Low Voltage Reset (LVR) and Low Voltage Detector (LVD).
- Embedded charge pump (Voltage Doubler) and voltage regulator (3.6V regulated output).
- Embedded bandgap voltage reference (typical 1.16V±50mV, 100ppm/°C).
- 8 Interrupt sources (external: 5, internal: 3).
- Internal silicon temperature sensor.
- Watchdog timer (WDT).
- Embedded 1.0 MHz oscillator.
- Package: 73-pin dice form, 100-pin LQFP.

#### 1.5. CMOS Technology

- Voltage operation ranges from 2.2V to 3.6V.
- Operation current is less than 4 mA; sleep mode current is about 3µA.

- 1.6. Applications
- Sensor or transducer measurement applications.
- Electronic kitchen scale, personal scale.
- Digital meter.

#### 1.7. Ordering Information

Table 1-1 Ordering Information

Product Number	Description	Package Type	
FS98O22	MCU with OTP ROM; The customer has to program the compiled hex code into OTP ROM.		
FS98O22-nnnV	MCU with program type; FSC programs the customer's compiled hex code into OTP ROM at factory before shipping.		

Note1: Code number (nnnV) is assigned for customer.

Note2: Code number (nnn = 001~999); Version (V = A~Z).





### 1.9. Pin Description

#### Table 1-2 FS98O22 pin description

Name	In/Out	Pin No	Description
VPP	Р	5	Programming Power Supply
OP10	I/O	7	OPAMP 1 Output
REFO	0	8	Band gap Reference Output
FTB, FTC	I/O	9, 10	ADC Pre-Filter Capacitor Connection
VB	I	11	Analog Circuit Bias Current Input
AGND	I/O	12	Analog Ground
PT1<0~7>/AIN0~7	I/O	13~20	Digital I/O Port or Analog input channel
PT2<0~1>/INT0~1, PT3<0~1>/INT2~3	I/O	21~22 39~40	Digital I/O Port and External Interrupt input
PT2<2,5>/PDM1,2	I/O	23,36	Digital I/O Port or PDM output
PT2<3>/SDA	I/O	24	Digital I/O Port or I2C serial Bi-Directional data line
PT2<4>/SCL	I/O	25	Digital I/O Port or I2C clock input
PT2<7>/BZ	I/O	38	Digital I/O Port or Buzzer Output
PT3<2>/PFI	I/O	41	Digital I/O Port or Programmable Frequency Input
PT3<3>/PFO	I/O	42	Digital I/O Port or Programmable Frequency Output
PT2<6>, PT3<4~7>	I/O	37 43~46	Digital I/O Port
SEG20~SEG1	0	51~70	LCD Segment Driver Output
COM4~COM1	0	71~74	LCD Common Driver Output
LCA	I/O	83	LCD Charge Pump Capacitor Positive Connection
LCB	I/O	84	LCD Charge Pump Capacitor Negative Connection
V3,V2,V1	Р	85~87	LCD Bias
VDDA	Р	88	Analog Power Output
VS	Р	89	Voltage Source from VDDA
VGG	Р	90	Charge Pump Voltage
VSSP	Р	91	Charge Pump Negative Power Supply
СВ	I/O	92	Charge Pump Capacitor Negative Connection
CA	I/O	93	Charge Pump Capacitor Positive Connection
VDDP	Р	94	Charge Pump Positive Power Supply
VDD	Р	95	Positive Power Supply
VSS	Р	96	Negative Power Supply (Ground)
XOUT	0	97	32768Hz Oscillator Output
XIN		98	32768Hz Oscillator Input
TST		99	Testing Mode
RST		100	CPU Reset
NC	-	-	No Connection

FS98022

1.10. Functional Block Diagram



### Figure 1-2 FS98O22 function block

There are 5 kinds of functional blocks in the Function Block Diagram, described as table 1-3:

Item	Sub Item	Description
CPU Kernel	FS98O22 CPU Core	Please refer to Chapter 1.11 for detailed description
	OTP Program Memory	OTP: One Time Programmable
		8k bytes is used for 4k line programming instructions
	Data Memory	FS98O22 has 256 bytes SRAM embedded in it.
		(128 bytes registers, 256 general data memory)
	Clock sys	There are two clock sources in FS98O22. One is the
		internal clock which generates 1M HZ for CPU works,
		and the other is an external one which provide 32768
		HZ clock signal to the chip.
Digital Function	Timer Module	Clock Counter for Time out interrupt and Watch dog
		Timer
	LCD Module	Embedded 4 X 20 LCD driver
	12C	Embedded Serial Port for Communication, It support
	5514	I2C protocol which is designed by Philips
	PDM	Similar to PWM function
	Buzzer	User should connect a Buzzer to the embedded buzzer
		port to receive the warning or reminding signal.
	Programmable Counter	FS98O22 embeds Dual 16-bit Programmable Counter
		which could be used to do three kinds of processes:
		Counter, Pulse Width Measurement and Frequency
		Measurement.
Angles Function	Ext. INT	FS98O22 support 2 External Interrupt port
Analog Function	ADC	An embedded Sigma-Delta Analog to Digital Converter
		which converts the analog signal of the sensor to a
	OP Amplifier	digital number. FS98O22 has an embedded low noise OP amplifier for
	OF Ampiller	pre-processing the signal, which is connected to the
		ADC to get a better A/D resolution or amplify the signal
		to fit the ADC Input range.
Power Function	Power Module	FS98022 has a special power system. The power
	r ower module	system can supply a fixed voltage for CPU and ADC.
		The input voltage of the chip can be within a certain
		range and floating.
General Purpose I/O	PT1	The PT1 port has 8 bits. User can define these 8 bits
		for general purpose or special assignment as ADC
		input.
	PT2	The PT2 port has 8 bits. User can define these 8 bits
		for general purpose or some special function as
		External Interrupt, I2C, PDM and the Buzzer.

Table 1-3 FS98O22 main function description table

FS98022

#### 1.11. CPU Core





The "CPU Core Block Diagram" shown in Section 1.11 mainly includes 7 important registers and 2 memory units. Please see the Figure 1-3 and the Table 1-4 for detailed information.

### Table 1-4 FS98O22 CPU core block diagram description table

Items	Sub Items	Description
Registers	Program Counter	This Register plays an important role in all the CPU working cycle. It records the pointer of the instruction that the CPU processes every cycle in the <i>Program Memory</i> . In a general CPU cycle, <i>Program Counter</i> pushes the <i>Program Memory Address</i> (12bits), instruction pointer, into the <i>Program Memory</i> and then increments for the next cycle.
	Stack Register	<b>Stack Register</b> is used for recording the program return instruction pointer. When the program calls function, <b>Program</b> <b>Counter</b> will push the instruction pointer into the <b>Stack</b> <b>Register</b> . After finish this function, <b>Stack Register</b> pushes the instruction pointer back to the <b>Program Counter</b> to resume the original program process.
	Instruction Register	<ul> <li>After Program Counter pushes the instruction pointer (Program Memory Address) into the Program Memory, Program Memory pushes the Program Memory Data (16bits), instruction, into Instruction Register for reference.</li> <li>FS98022 instruction has 16 bits, and contains 3 kinds of information as Direct Address, Direct Data and Control Information.</li> <li>CPU could push the Direct Data into Work Register or do some process for the register stored in the Data Memory pointed by the Direct Address by Control Information.</li> <li>Direct Address (8bits) <ul> <li>It is the Data Memory Address. CPU can use this address to process the Data Memory.</li> <li>Direct Data (8bits)</li> <li>It is the value which CPU used for processing Work Register by the ALU (arithmetic and logic unit).</li> </ul> </li> <li>Control Information <ul> <li>It records the information for the ALU to process.</li> </ul> </li> </ul>
	Instruction Decoder	<i>Instruction Register</i> pushes the <i>Control Information</i> to the <i>Instruction Decoder</i> to decode and then sends the decoded information to related registers.
	File Select Register	In FS98O22 Instruction Sets, <i>FSR (File Select Register)</i> is used for indirect data process. User could fill the <i>FSR</i> with the <i>Data Memory Address</i> of some register, and then process this register by <i>IND Register</i> . CPU will fill the <i>IND Register</i> with the data address in the <i>Data Memory</i> as <i>FSR</i> .
	Work Register	<i>Work Register</i> is used for buffering the data which is stored in some memory address of <i>Data Memory</i> .
	Status Register	While CPU processes some register data by <i>ALU</i> , the following status may change as follows: <i>PD</i> , <i>TO</i> , <i>DC</i> , <i>C</i> and <i>Z</i> . Please refer to <i>Section 3.3.2</i> for detailed introduction.
Memory	Program Memory	FS98O22 has an embedded 4k bytes <i>OTP</i> ( <i>One Time Programmable</i> ) ROM as <i>Program Memory</i> . Because the <i>OPCODE</i> of the instruction is 16 bits, user could program 4k instructions in FS98O22 at most. <i>Program Memory</i> Address Bus is 12 bits, and the Data Bus is 16bits.
	Data Memory	FS98O22 has an embedded 256 bytes SRAM as Data Memory. The Data Memory Address Bus is 8 bits, and Data Bus is 8 bits.

#### 1.12. Clocking Scheme/Instruction Cycle

One Instruction cycle (CPU cycle) includes 4 steps and the CPU could process 2 steps per CPU Clock. Users can setup the MCK Register to decide the step timing. Please refer to Chapter 5 for related information. For Example, if the MCK Register is filled with 0x04h (MCK = ICK, Instruction Cycle = MCK / 2, ICK = 1MHZ), the step timing is 500k HZ, and one instruction cycle needs 4us (2 x 1/500k sec) to complete. The 4 steps are described as follows. Please refer to the CPU core (Section 1.11) to understand these 4 steps.

- 1. Fetch
  - Program Counter pushes the Instruction Pointer into Program Memory, and the pointed Data in the Program Memory is stored in the Instruction Register.
- 2. Decode

The Instruction Register pushes the Direct Address to Address MUX, or pushes the Direct Data to Data MUX, and pushes the Control Information into Instruction Decoder to decode the OPCODE.

3. Execute

ALU executes the process based on the decoded Control Information.

4. Write Back

Push the ALU result to Work Register or Assigned Data Memory Address.

Because one OPCODE can only have either Direct Address or Direct Data, sometimes user needs 2 instructions to complete one simple job. For example, if user want to fill Data Memory address 0x55h with data 0xFFh, user needs to process [movlw 0xFFh] to filled Work Register with 0xFFh, and then process [movwf 0x55h] to fill Data Memory 0x55h with Work Register content. For the same reason, CPU needs 2 instruction cycles to complete some kinds of instructions such as call, goto...etc. Please see the Figure 1-4.



#### Figure 1-4 FS98O22 instruction cycle

#### 2. Electrical Characteristics

#### 2.1. Absolute Maximum Ratings

Table 2-1 FS98O22 absolute maximum rating table

Parameter	Rating	Unit
Supply Voltage on VDD	3.6	V
Input Voltage on any pin	-0.3 to VDD+0.3	V
Ambient Operating Temperature	-40* to +85	°C
Storage Temperature	-55 to +150	°C
Soldering Temperature, Time	260°C, 10 Sec	

\* FS98O22 passed -40°C LTOL (Low Temperature Operating Life) test (VDD=3V)

### 2.2. DC Characteristics (VDD=3V, $T_A$ =25°C, unless otherwise noted)

Table 2-2 FS98O22 DC characteristics

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
VDD	Operation Power Voltage		2.2		3.6	V
IDD1	Supply Current 1	MCK=1MHz, CPUCLK=MCK/2, Charge Pump, ADC,OPAMP ON		4		mA
IDD2	Supply Current 2	Internal Oscillator Off, MCK=32768Hz LCD ON.		8	15	μA
IPO	Sleep Mode Supply Current	Sleep Instruction		3		μA
VIH	Digital Input High Voltage	PT1, Reset	0.7			VDD
VIL	Digital Input Low Voltage	PT1, Reset			0.3	VDD
VIHSH	Input Hys. High Voltage	Schmitt-trigger port		0.45		VDD
VIHSL	Input Hys. Low Voltage	Schmitt-trigger port		0.20		VDD
IPU	Pull up Current	Vin=0		20		μA
IOH	High Level Output Current	VOH=VDD-0.3 V		7		mA
IOL	Low Level Output Current	VOL=0.3 V		5		mA
VDDA	Analog Power			3.5		V
IREG	VDDA Regulator Output Current	VDD=3V Internal Voltage Double VDDA=0.95*VDDA(unload)		6		mA
VCVDD A	VDDA Voltage Coefficient		-2		2	%/V
AGND	Analog Ground Voltage			VDDA/2		V
VREF	Build in Reference Voltage	To AGND		1.18		V
TCREF	Build in Reference Voltage Temperature Coefficient	Ta=-40~80℃		100		ppm/°C
VLBAT	Low Battery Detection Voltage	S_LB [1:0]=00 S_LB [1:0]=01		2.3 3.5		V
VSR	VS Switch Resistor			10		Ω
FRC	Internal RC oscillator		0.7	1.0	1.3	MHz
FWDT	Internal WDT Clock			2.1		KHz

#### 2.3. ADC Characteristics (VDD=3V, T<sub>A</sub>=25°C, unless otherwise noted)

Table 2-3 FS98O22 ADC characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
VACIN	ADC Common Mode Input Range	INH,INL,VRH,VRL to VSS	0.6	0	2.3	V
VADIN	ADC Differential Mode Input Range	(INH,INL), (VRH,VRL)			0.6	V
	Resolution			±15625	±31250 <sup>1</sup>	Counts
	ADC Linearity Error	VRFIN=0.44V	-0.1	0	+0.1	mV
	ADC Input Offset Voltage With Zero Cancellation	VRFIN=0.44V VAIN=0		0		V

#### 2.4. OPAMP Characteristics (VDD=3V, $T_A$ =25°C, unless otherwise noted)

Table 2-4 FS98O22 OPAMP characteristics

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	Input Offset			1.5		mV
	Input Offset Voltage with Chopper	<b>Rs&lt;100</b> Ω		20		$\mu V$
	Input Reference Noise	Rs=100Ω, 0.1Hz~1Hz		1.0		μVpp
	Input Reference Noise with Chopper	Rs=100Ω, 0.1Hz~1Hz		0.5		$\mu$ Vpp
	Input Bias Current			10	30	pА
	Input Bias Current with Chopper			100	300	pА
	Input Common Mode Range		0.5		2.4	V
	Output Voltage Range		0.5		2.4	V
	Chopper Clock Frequency	S_CHCK[1:0]=11		1k		Hz
	Capacitor Load			50	100	pF

#### 2.5. Temperature Characteristics(VDD=3V)



Figure 2-1 VDDA vs Temp @ VDD=3V



Figure 2-3 LVR vs Temp @ VDD=3V



Figure 2-2 VREF vs Temp @ VDD=3V

<sup>&</sup>lt;sup>1</sup> Use ADOH, ADOL and ADOLL (Extra ADC output register) three register (24 bits ADC output)

#### 3. Memory Organization

#### 3.1. Program Memory Structure

FS98O22 has an 12bits Program Counter which is capable of addressing a 4k x 16bits program memory space and a 8 level depth 12bits Stack Register. The Start up/Reset Vector is at 0x0000H. When FS98O22 is started or its program is reset, the Program Counter will point to Reset Vector. The Interrupt Vector is at 0x0004H. No matter what ISR is processed, the Program Counter will point to Interrupt Vector. Please see Figure 3-1.



Figure 3-1 FS98O22 program memory structure

#### 3.2. Data Memory Structure

FS98O22 has 384-byte Data Memory. The data memory is partitioned into three parts. The area with address 00h~07h is reserved for system special registers, such as indirect address, indirect address pointer, status register, working register, interrupt flag, interrupt control register. The address 08h~7Fh areas are peripheral special registers, such as I/O ports, timer, ADC, signal conditional network control register, LCD driver. The address 80h~17Fh areas are SRAM for general data memory. Please see Table 3-1.

Table 3-1 FS98O22 Data memory structu
---------------------------------------

Start Address	End Address	Data Memory
охоон	0Х07Н	System Special Registers
0Х08Н	0X7FH	Peripheral Special Registers
0Х80Н	0X17FH	General Data Memory(256 bytes)

#### 3.3. System Special Registers

The System Special Registers are designed to complete CPU Core functions, and consists of indirect address, indirect address pointer, status register, work register, interrupt flag, and interrupt control register. Please see Section 1.11 for related CPU work flow chart.

Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset <sup>2</sup>
IND0	3.427	Use conte	ents of F	SR0 to	addres	ss data	a mem	ory		นนนนนนน
IND1	3.4.1	Use conte	ents of F	SR1 to	addres	ss data	a mem	ory		นนนนนนน
FSR0	1.11/3.4.1	Indirect d	ata men	nory add	lress p	ointer	0			นนนนนนน
FSR1	1.11/3.4.1	Indirect d	ata men	nory add	lress p	ointer	1			นนนนนนน
STATUS	1.11/3.4.2	IRP1	IRP0		PD	TO	DC	С	Ζ	00u00uuu
WORK	1.11			WOF	RK regi	ister				นนนนนนนน
INTF	3/6/7/9/10/11				TMIF	I2CI F	ADIF	E1IF	E0IF	00000000
INTE	3/6/7/9/10/11	GIE			TMIE	I2CI E	ADIE	E1IE	EOIE	00000000
INTF2	6/7						CTIF	E3IF	E2IF	00000000
INTE2	6/7						CTIE	E3IE	E2IE	00000000
	ND0 ND1 FSR0 FSR1 STATUS WORK NTF NTE NTF2	Name         Section           ND0         3.427           ND1         3.4.1           SR0         1.11/3.4.1           SR1         1.11/3.4.1           STATUS         1.11/3.4.2           WORK         1.11           NTF         3/6/7/9/10/11           NTE         3/6/7/9/10/11           NTF2         6/7	Name         Section         Bit 7           ND0         3.427         Use contended           ND1         3.4.1         Use contended           SR0         1.11/3.4.1         Indirect d           SR1         1.11/3.4.1         Indirect d           STATUS         1.11/3.4.2         IRP1           WORK         1.11         NTF           3/6/7/9/10/11         GIE           NTF2         6/7	Name         Section         Bit 7         Bit 6           ND0         3.427         Use contents of F           ND1         3.4.1         Use contents of F           SR0         1.11/3.4.1         Indirect data mem           SR1         1.11/3.4.1         Indirect data mem           STATUS         1.11/3.4.2         IRP1           NORK         1.11         NTF           3/6/7/9/10/11         GIE           NTF2         6/7	NameSectionBit 7Bit 6Bit 5ND03.427Use contents of FSR0 toND13.4.1Use contents of FSR1 toFSR01.11/3.4.1Indirect data memory addFSR11.11/3.4.1Indirect data memory addSTATUS1.11/3.4.2IRP1IRP0WORK1.11WOFNTF3/6/7/9/10/11GIENTF26/7Use	NameSectionBit 7Bit 6Bit 5Bit 4ND03.427Use contents of FSR0 to addressND13.4.1Use contents of FSR1 to addressFSR01.11/3.4.1Indirect data memory address pFSR11.11/3.4.2IRP1IRP0PDSTATUS1.11/3.4.2IRP1IRP0PDNORK1.11TMIF3/6/7/9/10/11TMIFNTF3/6/7/9/10/11GIETMIENTF26/700	NameSectionBit 7Bit 6Bit 5Bit 4Bit 3ND03.427Use contents of FSR0 to address dataND13.4.1Use contents of FSR1 to address dataSR01.11/3.4.1Indirect data memory address pointerSR11.11/3.4.1Indirect data memory address pointerSTATUS1.11/3.4.2IRP1IRP0PDNORK1.11WORK registerNTF3/6/7/9/10/11GIETMIFI2CI FNTF26/7III	NameSectionBit 7Bit 6Bit 5Bit 4Bit 3Bit 2ND03.427Use contents of FSR0 to address data memND13.4.1Use contents of FSR1 to address data memSR01.11/3.4.1Indirect data memory address pointer 0FSR11.11/3.4.1Indirect data memory address pointer 1STATUS1.11/3.4.2IRP1IRP0PDNORK1.11WORK registerNTF3/6/7/9/10/11GIETMIFI2CI FNTF26/70CTIF	NameSectionBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1ND03.427Use contents of FSR0 to address data memoryND13.4.1Use contents of FSR1 to address data memorySR01.11/3.4.1Indirect data memory address pointer 0FSR11.11/3.4.1Indirect data memory address pointer 1STATUS1.11/3.4.2IRP1IRP0PDTODCCWORK1.11WORK registerNTF3/6/7/9/10/11GIETMIFI2CI FADIFE1IFNTF26/7UUCTIFE3IF	NameSectionBit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0ND03.427Use contents of FSR0 to address data memoryND13.4.1Use contents of FSR1 to address data memorySR01.11/3.4.1Indirect data memory address pointer 0FSR11.11/3.4.1Indirect data memory address pointer 1STATUS1.11/3.4.2IRP1IRP0PDTODCCZWORK1.11WORK registerNTF3/6/7/9/10/11GIETMIFI2CI EADIFE1IFNTF26/700CCIE 0IF

Table 3-2 system register table

#### 3.3.1. Special Register Contents after External Reset (Power On Reset) and WDT Reset

Register	Register	Register	Content
Address	Name	External Reset	WDT Reset
04H	STATUS	00u00uuu	uuuu1uuu
0DH	WDTCON	0000000	uuuuuuu
20H	PT1	0000000	uuuuuuu
21H	PT1EN	0000000	սսսսսսս
22H	PT1PU	00000000	սսսսսսս
23H	AIENB1	00000000	սսսսսսս
24H	PT2	0000000	սսսսսսս
25H	PT2EN	0000000	սսսսսսս
26H	PT2PU	00000000	սսսսսսս
27H	PT2MR	0000000	սսսսսսս
28H	PT3	00000000	սսսսսսս
29H	PT3EN	00000000	սսսսսսս
2AH	PT3PU	0000000	սսսսսսս
2BH	PT3MR	0000000	սսսսսսս
37H	PT2OC	uuu11uuu	սսսսսսս
57H	I2CCON	0001uuuu	սսսսսսս
58H	STA	uu0000u0	սսսսսսս
59H	I2CADD	00000000	սսսսսսս
5AH	I2CBUF	0000000	սսսսսսս

Table 3-3 special register reset table

<sup>&</sup>lt;sup>2</sup> u mean unknown or unchanged

#### 3.3.2. IND and FSR Registers

The IND (Indirect Addressing) register is not a physical register, but indirect addressing needs the IND register. Any instruction using the IND register actually accesses the register pointed by the FSR (File Select Register). While user reads data from the IND register, the CPU gets the data from the Data Memory at the address stored in FSR. While user writes the data into IND register, CPU actually saves the data into Data Memory at the address stored in FSR. Please see Figure 3-2.



Figure 3-2 IND & FSR function description

#### 3.3.3. STATUS Register

The STATUS register contains the arithmetic status of ALU and the RESET status. The STATUS register is similar to other registers, and can be the destination for any instruction. If the STATUS register is the destination for an instruction that affects the Z, DC or C bit, then the writing to these three bits is disabled. These bits are set or cleared according to the device logic. The TO and PD bits are not writable.

#### Register STATUS at address 04H

property	R/W-0	R/W-0	U-X	R-0	R-0	R/W-X	R/W-X	R/W-X	
STATUS	IRP1	IRP0		PD	то	DC	С	z	
	Bit7							Bit0	
Bit 7	IRP1: Indirec	t address 1 p	age select			C			
	1 = Indirect a	ddress 1 exte	end memor	y address is s	et (Memor	y 1XXH)			
	0 = Indirect a	ddress 1 exte	end memor	y address is N	Not set (Me	mory 0XXH)			
Bit 6	IRP0: Indirec	t address 0 p	age select		X				
	1 = Indirect a	ddress 0 exte	end memory	y address is s	et (Memor	y 1XXH)			
	0 = Indirect a	ddress 0 exte	end memory	y address is N	Not set (Me	emory 0XXH)			
Bit 4	PD: Power de	own Flag.							
	1 = By execu	tion of SLEE	P instructio	n					
	0 = After pow	ver-on reset							
Bit 3	TO: Watch D	og Time Out	Flag. Clear	ed by writing	0 and Set	by Watch Dog	g Time Out		
	1 = A Watch	Dog Timer tin	ne-out occu	rred					
	0 = After pow	ver-on reset			Y N				
Bit 2	DC: Digit Car	rry Flag/borro	w Flag, for	ADDWFI and	SUBWFI				
	(for borrow th		- · · · ·						
		f there is a carry out from the 4 <sup>th</sup> bit of the result							
	0 = No carry			e result					
Bit 1	C: Carry Flag	/borrow Flag	(~Borrow)						
	(for borrow th								
	1 = If there is					esult			
	0 = No carry	out from the	most signifi	cant bit of the	result				
Bit 0	Z: Zero Flag								
			•	c operation is					
	0 = The resul	lt of an arithm	netic or logio	c operation is	NOT zero				

#### 3.3.4. INTE and INTF registers

The INTE and INTF registers are readable and writable registers, and contain enable and flag bits for interrupt devices.

<b>Register INTE</b>	at address 07H
----------------------	----------------

property	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
INTE	GIE			TMIE	I2CIE	ADIE	E1IE	E0IE	
	Bit7							Bit0	
Bit 7	GIE: Global	Interrupt En	able flag						
	1 = Enable a	ll unmasked	d interrupts						
	0 = Disable a	all interrupts							
Bit 4	TMIE: 8-bit 7	Timer Interru	pt Enable fla	ag					
	1 = Enable T	imer interru	pt						
	0 = Disable	Timer interru	upt						
Bit 3	12CIE: 12C Ir	nterface Inte	rrupt Enable	flag					
	1 = Enable I	2C interface	interrupt						
	0 = Disable I	2C interface	e interrupt						
Bit 2	ADIE: Analo	g to Digital o	converter Inte	errupt Enabl	e flag				
	1 = Enable a	nalog to dig	ital converte	r interrupt					
	0 = Disable a	analog to dig	gital converte	er interrupt					
Bit 1	E1IE: PT2.1	External Int	errupt Enabl	e flag					
	1 = Enable F	PT2.1 extern	al interrupt						
	0 = Disable I	PT2.1 extern	nal interrupt						
Bit 0	E0IE: PT2.0	External Int	errupt Enabl	e flag					
	1 = Enable F	PT2.0 extern	al interrupt						
	0 = Disable I	PT2.0 exterr	nal interrupt	25					

#### property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown



### Register INTF at address 06H

property	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTF				TMIF	I2CIF	ADIF	E1IF	E0IF
	Bit7							Bit0
Bit 4	TMIF: 8-bit	t Timer Inte	rrupt Flag					
	1 = Timer i	nterrupt oc	curred (mu	st be cleare	ed in softwa	re)		
	0 = No Tim	ner interrup	t					
Bit 3	12CIF: 12C	Interface Ir	nterrupt Fla	g				
	1 = I2C Int	erface inter	rupt occuri	ed (must b	e cleared in	software)		
	0 = No I2C	Interface i	nterrupt					
Bit 2	ADIF: Ana	log to digita	al converter	Interrupt F	lag			
	1 = Analog	to digital c	onverter In	terrupt occu	urred (must	be cleared i	in software)	
	0 = No Ana	alog to digit	al converte	r Interrupt				
Bit 1	E1IF: PT2.	1 External	Interrupt F	ag		C		
	1 = PT2.1	External In	terrupt occ	urred (must	be cleared	in software)		
	0 = No PT2	2.1 Externa	I Interrupt					
Bit 0	EOIF: PT2.	0 External	Interrupt F	ag				
	1 = PT2.0	External In	terrupt occ	urred (must	be cleared	in software)	)	
	0 = No PT2	2.0 Externa	I Interrupt		SX			

#### property

R = Readable bit	W = Writable bit	U = unimplemented bit				
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X unl	= know	Bit n	is

#### 3.4. Peripheral Special Registers

The Peripheral Special Registers are designed for Peripheral functions, such as I/O ports, timer, ADC, signal conditional network control register, LCD driver. Please see Table 3-4 and the following Chapters for detailed description of these peripheral functions.

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
08H	CTAH	6.3				A[15:8]					นนนนนนน
09H	CTAL	6.3				TA[7:0]					นนนนนนนน
0AH	CTBH	6.3			CT	B[15:8]					uuuuuuuu
0BH	CTBL	6.3				TB[7:0]					uuuuuuu
0CH	CTCON	6.3	TON	N	UXSEL[2:0	ŋ	TE	FQT MB	OVAB		0000000u
0DH	WDTCON	6.2	WTDTEN					N	/TS [2:0	)]	0uuuu000
0EH	TMOUT	6.1			ТМС	OUT [7:0]					00000000
0FH	TMCON	6.1	TRST				TMEN		NS [2:0]		1uuu0000
10H	ADOH	10/11			AD	O [15:8]					00000000
11H	ADOL	10/11				00 [7:0]					00000000
12H	ADOLL				Extra ADC	output reg	ister				00000000
13H	ADCON	10/11					ADRST	A	DM [2:0	)]	uuuu0000
14H	MCK	5	M7_CK	M6_CK	M5_CK		М3_СК		M1_C K		00000000
15H	PCK	4/5/7.5/10		ENPUMP			S_CH [1:1		S_BE EP		00000000
18H	NETA	10/11	SINI	[1:0]		SINH[2:0]			FTA[2:0		00000000
19H	NETB	10/11			SOP1		SVRL		SVRH		00000000
1AH	NETC	10/11	SREFO				ADG		ADE N	AZ	00000000
1BH	NETD	10/11					OP1EN	SC	) P1P[2:	0]	00000000
1CH	NETE	4/10/11				ENVS	SILB		ENLB		00000000
1DH	NETF	4/10/11		ENBAND	ENVDDA					ENV B	00000000
1FH	SVD	4.5				AV	D			LBO UT	սսսսսսս
20H	PT1	7			P	F1 [7:0]					นนนนนนน
21H	PT1EN	7			PT1	EN [7:0]					00000000
22H	PT1PU	7			PT1	PU [7:0]					00000000
23H	AIENB1	7	AIEN	B[7:6]		All	ENB[5:0]				00000000
24H	PT2	7			P	F2 [7:0]					นนนนนนนน
25H	PT2EN	7				2EN [7:0]					00000000
26H	PT2PU	7			PT2	2PU [7:0]					00000000
27H	PT2MR	7.2/7.5/8	BZEN	PM2EN		PM1EN	E1M	[1:0]	E0M	[1:0]	00000000
28H	PT3					ГЗ [7:0]					иииииии
29H	PT3EN					BEN [7:0]					0000000
2AH	PT3PU				PT3	3PU [7:0]					0000000
2BH	PT3MR					PFOEN	E3M[	[1:0]	E2M	[1:0]	0000000
30H	PMD1H	8				D1[15:8]					0000000
31H	PMD1L	8				1D1[7:0]					0000000
32H	PMD2H									00000000	
33H	PMD2L									00000000	
36H	PMCON	8				PDMEN	<u> </u>	PI	MCS[2:0	D]	00000000
37H	PT2OCB	9		PT2OC[4:3]					uuu11uuu		
40H	LCD1	13		SEG2 [3:0]] SEG1 [3:0]						ииииииии	
41H	LCD2	13		SEG4 [3:0] SEG3 [3:0]						uuuuuuu	
42H	LCD3	13		SEG6 [3:0] SEG5 [3:0]						ииииииии	
43H	LCD4	13								uuuuuuuu	
44H	LCD5	13								иииииии	
45H	LCD6	13									иииииии
46H	LCD7	13								ииииииии	
47H	LCD8	13									ииииииии
48H	LCD9	13		SEG1	8 [3:0]		1	SEG17	[3:0]		uuuuuuu

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset	
49H	LCD10	13		SEG20 [3:0]					SEG19 [3:0]			
54H	LCDENR	13	LCDCk	(S [1:0]	LCDEN		LEVEL	LCD_I 1:		ENP MPL	00000000	
57H	I2CCON	9	WCOL	I2COV	I2CEN	CKP					0001uuuu	
58H	I2CSTA	9			DA	Р	S	RW		BF	uu0000u0	
59H	I2CADD	9		I2CADD [7:0]				00000000				
5AH	I2CBUF	9		I2CBUF [7:0]						0000000		

#### 4. Power System

FS98O22 has a special power system that can supply a fixed voltage (3.6V) for CPU and ADC. FS98O22 could work when the supply voltage is within a specified range, fixed or floating. The power system has 6 function engines as *Voltage Doubler*, *Voltage Regulator*, *Analog Bias Circuit*, *Common Voltage Generator Low Battery Comparator and Band gap Voltage / Temperature Sensor*. Through the first 4 function engines, the system can generate 3 Voltage level as VGG = 2VDDP, VDDA = 3.6V, AGND = 1.8V. Please see Figure 4-1.

#### 1. Voltage Doubler

The acceptable VDD range for FS98O22 is from 2.2V to 3.6V. Voltage Doubler raises the voltage of VGG to 2 times of VDDP<sup>3</sup>. VGG is used as the input of Voltage Regulator. It is from 4.4V to 7.2V. Please see Section 4.1 for detailed register setting.

#### 2. Voltage Regulator

The fixed voltage is important when the Analog function is working. Voltage Regulator raises the voltage of VDDA to fixed 3.6V. Although the input voltage of Voltage Regulator, VGG, is from 4.4V to 7.2V (It depends on the voltage of VDD), the minimum possible voltage is still higher than 3.6V, so Voltage Regulator could surely supply VDDA as 3.6V. Please refer to Section 4.2 for detailed register setting.

#### 3. Analog Bias Circuit

Analog Bias Circuit is used to set VB to 3.6V. VB is used for FS98O22 Analog Function Network. The user needs to enable Analog Bias Circuit, and then the Analog Functions such as ADC or OPAMP can work correctly. Please refer to Section 4.3 for detailed register setting.

#### 4. Common Voltage Generator

FS98O22 sets the analog ground to half VDDA. Please refer to Section 4.4 for detailed register setting.



Figure 4-1 FS98O22 power system block

<sup>&</sup>lt;sup>3</sup> VDDP means the VDD for Charge Pump (Voltage Doubler). User usually connects the VDDP to VDD. VSSP means the VSS for Charge Pump (Voltage Doubler). User usually connects the VSSP to VSS.

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
15H	PCK	4/5/7.5/10		ENPUMP						S_PCK	00000000
1CH	NETE	4/10/11				ENVS	SIL	B[1:0]	ENLB		00000000
1DH	NETF	4/10/11		ENBAND	ENVDDA				ENAGND	ENVB	00000000
1FH	SVD	4.5								LBOUT	นนนนนนนน

#### Table 4-1 FS98O22 power system register table

Register PCK at address 15H

property	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0
РСК		ENPUM P			-			S_PCK
	Bit7				(	6		Bit0
Bit 6	ENPUMP:	Voltage Dou	ubler enabled	d flag	+. V			

- 1 = Voltage Doubler is enabled
  - 0 = Voltage Doubler is disabled
- Bit 0 **S\_PCK**: Voltage Doubler operation frequency selector
  - 1 = Voltage Doubler Operation Frequency = MCK/100 (Please see Chapter 5)
  - 0 = Voltage Doubler Operation Frequency = MCK/200 (Please see Chapter 5)

#### property

R = Readable bit W = Writable bit	U = unimplemented bit	
- n = Value at Power On '1' = Bit is Set Reset	'0' = Bit is Cleared	X = Bit is unknown



### Register NETE at address 1CH

property	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	
NETE				ENVS	SILB	[1:0]	ENLB		
	Bit7							Bit0	
Bit 4	ENVS: VDD	A Voltage S	ource enable	e flag (Please	e read Section	n 4.2 for deta	iled descripti	on)	
	1 = VDDA is	connected	to VS. VS co	ould be used	as a voltage	source.			
	0 = VDDA a	VDDA and VS are disconnected.							
Bit 3-2 description	SILB[1:0]: Low Battery Comparator Input Selector (Please refer to Section 4.5 for detailed								
	11 = No defi	inition. The L	ow Battery	Comparator I	nput is floatir	ng.			
	10 = Low Ba	attery Compa	arator Input i	s selected as	external ana	alog input AIN	4		
	01 = Low Ba	ttery Compa	rator Input is	s selected as	3.65V				
	00 = Low Ba	attery Comp	arator Input	is selected as	s 2.45V				
Bit 1	ENLB: Low	Battery Con	nparator ena	ble flag (Plea	ase refer to S	ection 4.5 for	detailed des	cription)	
	1 = Low Bat	tery Compa	rator is enab	led		C			
	0 = Low Bat	tery Compar	rator is disat	oled					

#### property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown



#### Register NETF at address 1DH

property	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0			
NETF		ENBAND	ENVDDA				ENAGND	ENVB			
<u></u>	Bit7			l	•			Bit0			
Bit 6	ENBAND:	Band gap Volt	age enable fla	ig (Please r	efer to Sec	tion 4.6 for c	letailed descri	ption)			
	1 = The Band gap Voltage and Temperature Sensor are enabled, REFO to AGND is about 1.16V										
	0 = The Ba	0 = The Band gap Voltage and Temperature Sensor are disabled									
Bit 5	ENVDDA: Y	Voltage Regul	ator enable fla	ig (Please r	efer to Sec	tion 4.5 for c	letailed descri	ption)			
	1 = Voltage	1 = Voltage Regulator is enabled, VDDA is 3.6V									
	0 = Voltage	Regulator is	disabled. VDD	A can be fr	om externa	l power sup	oly.				
Bit 1	ENAGND:	Analog Comm	on Voltage Ge	enerator en	able flag						
	(Please see	e Section 4.4	or detailed de	scription)	X						
	1 = Analog Common Voltage Generator is enabled. AGND = 1/2 VDDA										
	0 = Analog Common Voltage Generator is disabled. AGND is floating.										
Bit 0	ENVB: Ana	log Bias Circu	iit enable flag	(Please see	e Section 4	.3 for detaile	d description)				
	1 = Analog	Bias Circuit is	enabled. Ana	log system	(ADC and	OPAMP) car	n work correct	ly.			
	0 = Analog	Bias Circuit is	disabled. Ana	alog system	can NOT v	vork					
Reg	ister SVD at	address 1FH									
	property	U-X U-2	x U-X	U-X	U-X U	-X U-X	R-X				
Г				0-7							
	SVD						LBOUT				
		Bit7		X			Bit0				
Bit 0	<b>LBOUT</b> : Low Battery Comparator output (Please refer to Section 4.5 for detailed description)										
	1 = The Voltage selected by SILB[1:0] is higher than 1.2V.										
			by SILB[1:0] i								
property		5									
R = Read	lable bit	W =	Writable bit	L	= unimple	mented bit					
	= Value at Power On '1' = Bit is Set '0' = Bit is Cleared X = Bit is unknown										

#### 4.1. Voltage Doubler



Voltage Doubler is used for generating VGG which provide input<sup>4</sup> for VDDA Voltage Regulator. The inputs of Voltage Doubler are VDDP, VSSP, CA and CB. The related registers are S\_PCK and ENPUMP. The Output is VGG. Please see Figure 4-2.

Table 4-2 Voltage Doubler register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14H	MCK	5	M7_CK	M6_CK	M5_CK		M3_CK	M2_CK	M1_CK	M0_CK	00000000
15H	PCK	4/5/7.5/10		ENPUMP			-	-		S_PCK	00000000

#### **Operations:**

- 1. Connect the pins VDDP and VSSP to VDD (2.2V~3.6V) and VSS (system ground).
- 2. Put a 10uF capacitance between CA and CB.
- 3. Select the Voltage Doubler Operation frequency by setting S\_PCK and  $M0_CK^5$  according to the following table
- 4. Set the ENPUMP flag.
- 5. The output, VGG, will be 2 times of VDDP.

<sup>&</sup>lt;sup>4</sup> Please refer to Section 4.2 for detailed description about VDDA and Voltage regulator.

<sup>&</sup>lt;sup>5</sup> M0\_CK is the 1<sup>st</sup> bit of the MCK register. Please refer to Section 5.0

10010 1 0	Voltage Doublel (	oporation nequency celebiten table
M0_CK	S_PCK	Voltage Doubler Operation Frequency
0	0	MCK/200
0	1	MCK/100
1	Х	ECK/32

Table 4-3 Voltage Doubler operation frequency selection table

If the user doesn't want the VGG to be generated from the Voltage Doubler, then the ENPUMP should be set to disable the voltage Doubler, and input the VGG pin a voltage as voltage regulator power supply.

#### 4.2. Voltage Regulator



#### Figure 4-3 Voltage regulator

Voltage Regulator is used for generating VDDA (3.6V). The input is VGG which is generated by Voltage Doubler (please see the Section 4.1). The control Register flags are ENVDDA and ENVS. The Outputs are VDDA and VS. Please see Figure 4-3.

#### Table 4-4 voltage regulator register table

A	ddress	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
	1CH	NETE	4/10/11				ENVS	SILE	8[1:0]	ENLB		0000000
	1DH	NETF	4/10/11		ENBAND	ENVDDA				ENAGND	ENVB	0000000

#### Operations

- 1. Operate as Section 4.1 to get the VGG (2 times of VDD or external Power Supply).
- 2. Set the ENVDDA flag.
- 3. The output, VDDA, is 3.6V.
- 4. If the user wants VDDA as output voltage source, then the ENVS flag should be set. VS will be the same as VDDA.

4.3. Analog Bias Circuit



Figure 4-4 analog bias circuit

Analog Bias Circuit is used to activate VB (reference VDDA) as the power supply voltage for analog circuit (include ADC, OPAMP, Low Battery Comparator) and LCD driver. The Control register flag is ENVB. Please see Figure 4-4.

Table 4-5 analog bias circuit register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
1DH	NETF	4/10/11		ENBAND	ENVDDA				ENAGND	ENVB	00000000

#### **Operation:**

- 1. Operate as Section 4.1 to get the VGG (2 times of VDD or external Power Supply).
- 2. Operate as Section 4.2 to get the VDDA (3.6V).
- 3. Set the ENVB flag. The VB will be 3.6V (same as VDDA) and the analog function network and the LCD driver can be activate correctly.
- 4. Note that Pin VB must be connected with a 10nF capacitor to VSS for reducing Voltage Doubler noise.


4.4. Analog Common Voltage Generator



Figure 4-5 analog common voltage generator

Analog Common Voltage Generator is used to provide a voltage at the halt of AGND as 1/2 VDDA<sup>6</sup>. The Control register is ENAGND and the output is AGND. Please see Figure 4-5.

Table 4-6 analog common voltage generator register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
1DH	NETF	4/10/11		ENBAND	ENVDDA				ENAGND	ENVB	00000000

#### **Operation:**

- 1. Operate following the steps Chapter 4.1 to get the VGG (2 times VDD or external Power Supply).
- 2. Operate as Section 4.2 to get the VDDA (3.6V)
- 3. Operate as Section 4.3 to activate the Analog Bias Circuit
- 4. Set the ENAGND register flag.
- 5. The output, AGND, will be 1/2 VDDA

<sup>&</sup>lt;sup>6</sup> When VDDA is 3.6V, AGND would be 1.8V

#### 4.5. Low Battery Comparator



Figure 4-6 low battery comparator function block

Low Battery Comparator is used for VDD low voltage detection. FS98O22 embeds a voltage divider which can generate 1/2 VDD and the 1/3 VDD. A multiplexer is used to connect the voltage divides to component input. The multiplexer's output is compares with 1.2V. The Control register flags are SILB[1:0] and the ENLB. The Output flag is LBOUT which is for read only. Please see Figure 4-6.

Table 4-7 low battery comparator register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
1CH	NETE	4/10/11				ENVS	SILE	[1:0]	ENLB		0000000
1FH	SVD	4.5								LBOUT	սսսսսսս

#### **Operation:**

- 1. Operate as Section 4.1 to get the VGG (2 times VDD or external Power Supply).
- 2. Operate as Section 4.2 to get the VDDA (3.6V)
- 3. Operate as Section 4.3 to active the Analog Bias Circuit
- 4. Set SILB to choose the Comparator input. Please see Table 4-8

Table 4-8 low battery comparator voltage detection selection table

SILB [1:0]	Detection Voltage	if LBOUT = 1
00	1/2 VDD	VDD > 2.3 volt
01	1/3 VDD	VDD > 3.5 volt
10	AIN	AIN > 1.2 volt

- 5. Set the ENLB register flag, and the Low Battery Comparator is enabled.
- 6. The output, LBOUT, is the result of the comparator.



4.6. Bandgap Voltage and Temperature Sensor



Figure 4-7 Bandgap voltage and temperature sensor function block

REFO is low temperature coefficient bandgap voltage reference output. Its voltage to AGND is 1.16V, and the typical temperature coefficient is 150ppm/°C.

FS98O22 embeds a Temperature Sensor to measure the IC temperature from the differential voltage between TEMPH and TEMPL (typically  $550\mu V\pm 50\mu V/^{\circ}C$ ). Its working range is 100 ~ 200 mV. User can connect the TEMPH and TEMPL to an ADC to get the IC temperature. Please refer to Chapter 10 and Chapter 11 for detailed instruction of ADC.

Both the bandgap Voltage Reference and the Temperature sensor are controlled by ENBAND register flag.

Please see Figure 4-7.

Table 4-9 bandgap voltage and temperature sensor register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
1DH	NETF	4/10/11		ENBAND	ENVDDA				ENAGND	ENVB	0000000

#### Operation:

- 1. Operate as Section 4.1 to get the VGG (2 times VDD or external Power Supply).
- 2. Operate as Section 4.2 to get the VDDA (3.6V)
- 3. Operate as Section 4.3 to enable the Analog Bias Circuit
- 4. Set the ENBAND register flag.
- 5. Check REFO. Its value with respect to AGND should be about 1.16V
- 6. The output, TEMPH and TEMPL, will show the IC temperature as the differential voltage.

## 5. Clock System

Table 5-1 FS98O22 clock system register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14H	MCK	5	M7_CK	M6_CK	M5_CK		M3_CK	M2_CK	M1_CK	M0_CK	00000000
15H	PCK	4/5/7.5/10		ENPUMP			S_CH10	CK [1:0]	S_BEEP	S_PCK	00000000



Figure 5-1 FS98O22 clock system function block

The clock system provides clock signals for the following 7 function blocks: *Voltage Doubler*, *ADC*, *CPU core*, *OPAMP*, *Buzzer*, *Timer module* and *LCD*. Users could use 10 register flags to generate all kinds of clock signals for the above 7 function blocks. These 10 register flags are M0\_CK, M1\_CK, M2\_CK, M3\_CK, M5\_CK, M6\_CK, M7\_CK, S\_PCK, S\_CH1CK[1:0] and S\_BEEP. The detailed setup will be illustrated in following sections. Please see Figure 5-1.

FS98022

#### 5.1. Oscillator State



#### Figure 5-2 FS98O22 oscillator state block

Table 5-2 FS98O22 clock system register table

Addres	s Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14H	MCK	5	M7_CK	M6_CK	M5_CK		M3_CK	M2_CK	M1_CK	M0_CK	0000000

There are two clock sources in FS98O22. One is the internal clock which generates 1 MHZ for CPU, and the other is an external one which provides 32768 HZ clock signal to the Chip. Users should choose one clock to use as MCK. Please see Figure 5-2.

There are 2 clock signals working in FS98O22: MCK and CLK. Users should use Table 5-2 and 5-3 to setup MCK and CLK based on the M0\_CK, M1\_CK and M3\_CK.

Table 5-3	MCK	selection	table

М3_СК	M0_CK	MCK
X	0	ICK
0	1	ECK
1	1	ECK/2

Table 5-4 CLK selection table

M1_CK	CLK
0	MCK
1	MCK/4

To enable the internal and external oscillators, users need to set the right values for M7\_CK and M6\_CK as shown in Table 5-4. If users execute the sleep instruction to make FS98O22 enter the SLEEP mode, both the internal oscillators and the external oscillator will be disabled.

	Input	Oscill	ator State	
Sleep instruction	M7_CK	M6_CK	Internal	External
1	X7	Х	Disable	Disable
0	0	0	Enable	Enable
0	0	1	Enable	Disable
0	1	0	Disable	Enable
0	1	1	Enable	Disable

#### Table 5-5 oscillator state selection table

#### 5.2. CPU Instruction Cycle

Table 5-6 FS98O22 CPU instruction cycle register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14H	MCK	5	M7_CK	M6_CK	M5_CK		M3_CK	M2_CK	M1_CK	M0_CK	0000000

User can setup M0\_CK, M1\_CK, M2\_CK and M3\_CK to select the instruction cycle<sup>8</sup>. In order to maintain a stable ADC output, user could clear M2\_CK to make CPU have a different operation clock cycle from ADC. In the applications where a resolution of ADC is more than 13 bits, M2\_CK should be set to zero.

#### Table 5-7 MCK selection table

M3_CK	M0_CK	MCK
X	0	ICK (1MHZ)
0	1	ECK (32768 HZ)
1	1	ECK/2 (16384HZ)

Table 5-8 instruction cycle selection table

M2_CK	M1_CK	Instruction Cycle
0	0	MCK/6.5
0	1	MCK/12.5
1	0	MCK/2
1	1	MCK/4

<sup>7</sup> X means "don't care"

<sup>8</sup> Users must make sure that switching from one oscillator to the other can be made only after the oscillator's output is stabilized.

An NOP command should be added after the switching.

## 5.3. ADC Sample Frequency

FS98O22 embeds one sigma delta ADC which needs clock input to generate digital output. When users want ADC have N bits resolution digital output, ADC needs 2<sup>N</sup> clocks cycles input. (Please refer to Chapter 10 and Chapter 11 for detailed description) User should setup the M1\_CK to decide the ADC sample frequency. Please see Table 5-9.

M1_CK	ADC sample Frequency (ADCF)
0	MCK/25
1	MCK/50

Table 5-9 ADC sample frequency selection table

#### 5.4. Beeper Clock

Table 5-10 beeper clock register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14H	MCK	5	M7_CK	M6_CK	M5_CK		M3_CK	M2_CK	M1_CK	M0_CK	00000000
15H	PCK	4/5/7.5/10		ENPU MP			S_CH10	CK [1:0]	S_BEE P	S_PCK	0000000

FS98O22 has a Beeper Clock which is used as the buzzer source. (Please refer to Section 7.5 for how to use Buzzer) User could change the Beeper clock frequency by setting M0\_CK, M1\_CK, M3\_CK and S\_BEEP register flags according to Table 5-11, Table 5-12 and Table 5-13.

#### Table 5-11 MCK selection table

M3_CK	M0_CK	МСК
Х	0	ICK
0	1	ECK
1	1	ECK/2

#### Table 5-12 CLK selection table

M1_CK	CLK
0	MCK
1	MCK/4

M0_CK	S_BEEP	Beeper Clock
Х	0	CLK/250
0	1	CLK/375
1	1	ECK/8

M0_CK	M1_CK	M3_CK	S_BEEP	МСК	CLK	beep clock
1	0	0	1	32768	32768	4096
1	0	1	1	16384	16384	4096
1	1	0	1	32768	8192	4096
1	1	1	1	16384	4096	4096
0	0	0	0	1000000	1000000	4000
0	0	1	0	1000000	1000000	4000
0	0	0	1	1000000	1000000	2666.6667
0	0	1	1	1000000	1000000	2666.6667
0	1	0	0	1000000	250000	1000
0	1	1	0	1000000	250000	1000
0	1	0	1	1000000	250000	666.6667
0	1	1	1	1000000	250000	666.6667
1	0	0	0	32768	32768	131.072
1	0	1	0	16384	16384	65.536
1	1	0	0	32768	8192	32.768
1	1	1	0	16384	4096	16.384

Table 5-14 shows the relation between clock signals and the register flags. Please see Table 5-14)

Table 5-14 register and the beeper clock selection table

## 5.5. Voltage Doubler Operation Frequency

FS98O22 embeds a switching voltage regulator. Users can use M0\_CK and S\_PCK register flags to decide the operation frequency as in Table 5-15 and Table 5-16.

M3_CK	M0_CK	МСК
x	0	ICK
0	1	ECK
1	1	ECK/2

Table 5-15 MCK selection table

Table 5-16 Voltage Doubler operation frequency selection table

M0_CK	S_PCK	Voltage Doubler Operation Frequency
0	0	MCK/200
0	1	MCK/100
1	х	ECK/32 (1024 HZ)

#### 5.6. Chopper Operation Amplifier Input Control Signal

The OPAMP embedded in FS98O22 has a chopper function to cancel the inverting and non-inverting sides voltage bias offsets. After the Chopper operation, OPAMP input voltage bias is removed. Users could setup the S\_CH1CK[1:0] to choose the Chopper Control Signal. (Please see Table 5-17, Table 5-18 and Table 5-19)

М1_СК	CLK
0	МСК
1	MCK/4

Table 5-17 CLK selection table

	Table	5-18	MCK	selection	table
--	-------	------	-----	-----------	-------

M3_CK	M0_CK	МСК
Х	0	ICK
0	1	ECK
1	1	ECK/2

Table 5-19 chopper control signal selection table

S_CH1CK [1]	S_CH1CK [0]	Chopper Control Signal
0	0	0
0	1	1
1	0	CLK/500
1	1	CLK/1000

## 5.7. TMCLK – Timer and LCD Module Input Clock

TMCLK is the clock for FS98O22 Timer and LCD Module. Users can use Table 5-20 to choose TMCLK frequency by setting the right values for M5\_CK.

M5_CK	TMCLK (Timer and LCD Module input Clock)
0	CLK/1000
1	ECK/32

#### Table 5-20 TMCLK selection table

## 6. Timer Module, Watch Dog Timer and Programmable Counter

Table 6-1 Timer module and watch dog timer register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
04H	STATUS	1.11/3.4.2					TO				00u00uuu
06H	INTF	3/6/7/9/10/11				TMIF					0000000
07H	INTE	3/6/7/9/10/11	GIE			TMIE					0000000
08H	CTAH	6.3		CTA[15:8]							սսսսսսս
09H	CTAL	6.3		CTA[7:0]						սսսսսսս	
0AH	CTBH	6.3				CTB[	15:8]				սսսսսսս
0BH	CTBL	6.3				CTB	7:0]				սսսսսսս
0CH	CTCON	6.3	TON	MU	XSEL[2	:0]	TE	FQTMB	OVAB		000000u
0DH	WDTCO N	6.2	WDTEN	DTEN V		W	TS [2:0	]	0uuuu000		
0EH	TMOUT	6.1	TMOUT [7:0]				00000000				
0FH	TMCON	6.1	TRST	ST TMEN INS [2:0]		1uuu0000					

The Registers are described as follows.

Register CTAH at address 08H

property	R –X	R-X	R-X	R-X	R-X	R-X	R-X	R-X
СТАН				CTA[1	5:8]	C		
	Bit7							Bit0
Register CT/	AL at addres	s 09H						
J.								
property	R-X	R-X	R-X	R-X	R-X	R-X	R-X	R-X
CTAL				СТА[	7:0]			
	Bit7			X				Bit0

Bit 15-0 **CTA[15:0]**: Programmable Counter 16-bit Counter A register (Please refer to Section 6.3 for detail)

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

## Register CTBH at address 0AH

property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	
СТВН				CTB[	15:8]				
	Bit7							Bit0	
Register C	TBL at addres	ss 0BH							
property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	
CTBL				СТВ	[7:0]				
	Bit7		$\mathbf{N}$		0	5		BitO	
Bit 15-0	CTB[15:0]:	Programmat	ble Counter 1	6-bit Counte	er B register (	Please refer	to Section 6	.3 for detail)	
							0.		
							)		
				5					
				*					
property									
R = Read			= Writable bit		J = unimplem				
- n = Va Reset	alue at Pow	er On '1'=	= Bit is Set		0' = Bit is Cle	eared	X = Bit is	s unknown	
				$\mathbf{O}^{-}$					
			×						



## Register CTCON at address 0CH

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-X
CTCON	TON		MUXSEL[2:0	]	TE	FQTMB	OVAB	
	Bit7							Bit0
Bit 7	TON: 16-bit	Counter inp	ut signal swit	ch (Please r	efer to Sectio	on 6.2 for deta	ail)	
	1 = The 16-b	oit Counter i	nput signal sv	witch is ON.				
	0 = The 16-b	oit Counter i	nput signal sv	witch is OFF				
Bit 6	MUXSEL[2]	: Programm	able Counter	Counter/Pu	lse Width me	easurement m	node selector	r.
	1 = Program	mable Cour	nter is used a	s Pulse Wid	th measurem	nent.		
	0 = Program	mable Cour	nter is used a	s General C	ounter.			
Bit 5-4	MUXSEL[1:	0]: Counter	A clock sourc	e select mu	ltiplexer 1.			
	11 = PFI, GF	PIO 3 port 2						
	10 = ECK, E	External Cloc	ck (32768HZ)					
	01 = Instruct	tion clock, p	lease see Se	ction 5.2				
	00 = ICK, Ini	ternal Clock	(1MHZ)					
Bit 3	TE: PFI sign	al inverting	register					
	1 = PFI sign	al is inverted	d					
	0 = PFI sign	al is NOT in	verted					
Bit 2	FQTMB: Pro	ogrammable	Counter Free	quency mea	surement mo	ode enabled r	egister flag.	
	1 = Program	mable Cour	nter is used a	s Frequency	/ measureme	ent.		
	0 = Program	mable Cour	nter is used a	s General C	ounter or Pu	lse Width me	asurement.	
Bit 1	OVAB: Prog	rammable (	Counter interr	upt source s	elector			
	1 = Program	mable Cour	nter interrupt	source is Co	ounter A.			
	0 = Program	mable Cour	nter interrupt	source is Co	ounter B.			

## property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown



## Register WDTCON at address 0DH

property	R/W-0	U-X	U-X	U-X	U-X	R/W-0	R/W-0	R/W-0
WDTCON	WDTEN						WTS [2:0]	
	Bit7	•	•		•			Bit0
Bit 7	WDTEN: Watc	h Dog Timei	enable flag	(Please ref	fer to Sectio	n 6.2 for det	ail)	
	1 = Watch Dog	Timer is en	abled.	$\langle \rangle$				
	) = Watch Dog	Timer is dis	abled					
Bit 2-0	WTS [2:0]: Wa	tch Dog Tim	ner counter 2	2 Input Sele	ctor (Please	e refer to Cha	apter 6.2 for c	letails)
	111 = Watch D	og Timer Co	ounter 2 Inpu	ut is WDTA[	0]			
	110 = Watch D	-		-				
	101 = Watch D				-			
	100 = Watch D							
	011 = Watch D		-					
	010 = Watch D 001 = Watch D		-					
	000 = Watch D		-					
property					.1			
R = Reada	ble bit	W = V	Vritable bit	L	l = unimpler	nented bit		
	ue at Power	On '1' = E	Bit is Set	·(	)' = Bit is Cle	eared	X = Bit is	unknown
Reset								
				e. 0				
				XX				

## Register TMOUT at address 0EH

0											
property	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
TMOUT		TMOUT [7:0]									
	Bit7							Bit0			
Bit 7-0	TMOUT [7:0]: Timer module 8-bit counter output (Please refer to Section 6.1 for detail)										
Register TI	ICON at add	ress 0FH									
property	R/W-1	U-X	U-X	U-X	R/W-0	R/W-0	R/W-0	R/W-0			
TMCON	TRST				TMEN		INS [2:0]				
	Bit7							Bit0			
		$ \land $									
Bit 7 <b>TRST</b> : Timer Module reset flag (Please refer to Section 6.1 for detail)											
	1 = Timer Module Counter works normally.										
	0 = Timer Module Counter is reset.(After resetting the Counter, TRST will reset itself)										
Bit 3	TMEN: Time	er Module en	able flag (Ple	ase refer to	Section 6.1	for detail)					
	1 = Timer Mo	odule Counte	er will active.								
	0 = Timer Mo	odule Counte	er will be disa	bled.							
Bit 2-0	INS [2:0]: Ti	mer Module	interrupt Sign	al Selector	(Please refe	er to Chapter	6.1 for detail	)			
	111 = TMOU	T[7] is selec	ted as Timer	Module inte	errupt Signal						
	110 = TMOU	JT[6] is selec	ted as Timer	Module inte	errupt Signal	l					
	101 = TMOL	JT[5] is selec	ted as Timer	Module int	errupt Signa	I					
	100 = TMOL	JT[4] is selec	ted as Timer	Module int	errupt Signa	I					
	011 = TMOU	JT[3] is selec	ted as Timer	Module inte	errupt Signal	l					
	010 = TMOU	JT[2] is selec	ted as Timer	Module int	errupt Signa	I					
	001 = TMOL	JT[1] is selec	ted as Timer	Module int	errupt Signa	I					
	000 = TMOL	JT[0] is selec	ted as Timer	Module int	errupt Signa	I					
property											
D - Dood	abla hit					montod bit					

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

There are two timers in FS98O22: Timer Module and Watch Dog Timer. Please see the following sections for detail.

#### 6.1. Timer Module

The Timer module has the following features:

- 8-bit Timer Counter
- Internal (1 MHZ) or External (32768HZ) clock selection
- Time out Interrupt Signal selection



Figure 6-1 FS98O22 timer module function block

Please see Figure 6-1. The input of Timer Module is TMCLK. (Please refer to Section 5.7 for the detailed setting) FS98022 embeds a Frequency Divider in the Timer Module to divide the TMCLK by 4, and treats the divided clock signal as 8-bit counter input clock. When a user sets the Timer Module enable flag, the 8-bit counter will activate, and the TMOUT[7:0] will increase from 0x00H to 0xFFH. User needs to setup INS (Timer Module interrupt Signal Selector) to select the time out interrupt signal. When timer out event happens, the interrupt Flag will set itself and the program counter will jump to 0x04H for ISR (Interrupt Service Routine)

#### 6.1.1. Timer module interrupt

Table 6-2 timer module interrupt register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
06H	INTF	3/6/7/9/10/1 1				TMIF			-		0000000
07H	INTE	3/6/7/9/10/1 1	GIE			тміе					0000000
0EH	TMOUT	6.1		TMOUT [7:0]						00000000	
0FH	TMCON	6.1	TRST				TMEN		INS [2	:0]	1uuu0000

#### **Operation:**

Operate as Section 5.7 to setup the TMCLK for Timer module input 1.

Setup the INS[2:0] to select timer interrupt source. Please see Table 6-3. Set the TMIE and GIE register flags to enable the Timer interrupt. 2.

3.

- Set the TMEN register flag to enable Timer module 8-bit counter. 4.
- Clear the TRST register flag to reset the Timer module 8-bit counter 5.
- When time out event happens, TMIF register flag will reset itself, and the program counter will reset to 6. 0x04H

Table 6-3 tin	ner selecti	on table
---------------	-------------	----------

INS[2:0]	interrupt source	Time at TMCLK=1024Hz (ECK/32)
000	TMOUT[0]	1/128 sec.
001	TMOUT[1]	1/64 sec.
010	TMOUT[2]	1/32 sec.
011	TMOUT[3]	1/16 sec.
100	TMOUT[4]	1/8 sec.
101	TMOUT[5]	1/4 sec.
110	TMOUT[6]	1/2 sec.
111	TMOUT[7]	1 sec.

## 6.1.2. Using Timer with External/Internal Clock

The user could see the Table 6-4, 6-5, 6-6 and 6-7 to setup related registers to decide the clock source.

Table 6-4 external timer setup register table

Address	Name	Detail on Chapter	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14H	MCK	5	M7_CK	M6_CK	M5_CK		M3_CK	M2_CK	M1_CK	M0_CK	0000000

## Table 6-5 CLK selection table

M1_CK	CLK
0	МСК
1	MCK/4

#### Table 6-6 MCK selection table

M3_CK	M0_CK	МСК
X	0	ICK
0	1	ECK
1	1	ECK/2

## Table 6-7 TMCLK selection table

M5_CK	TMCLK (Timer and LCD Module input Clock)
0	CLK/1000
1	ECK/32

FS98022

Users can use Table 6-8 to select TMCLK clock source based on M0\_CK, M1\_CK, M3\_CK and M5\_CK register flag.

M0_CK	M1_CK	M3_CK	M5_CK	МСК	CLK	TMCLK
0	0	0	1	1000000	1000000	1024
0	0	1	1	1000000	1000000	1024
0	1	0	1	1000000	500000	1024
0	1	1	1	1000000	500000	1024
1	0	0	1	32768	32768	1024
1	1	0	1	32768	16384	1024
1	0	1	1	16384	16384	1024
1	1	1	1	16384	8192	1024
0	0	0	0	1000000	1000000	1000
0	0	1	0	1000000	1000000	1000
0	1	0	0	1000000	500000	500
0	1	1	0	1000000	500000	500
1	0	0	0	32768	32768	32.768
1	1	0	0	32768	16384	16.384
1	0	1	0	16384	16384	16.384
1	1	1	0	16384	8192	8.192

Table 6-8 registers and timer selection table

#### 6.2. Watch Dog Timer



Figure 6-2 watch dog timer function block

Please see Figure 6-2. WDT (Watch Dog Timer) is used to prevent the program from being out of control by any uncertain reason. When WDT is active, it will reset the CPU when the WDT timeout. Generally, the program run in FS98022 needs to reset the WDT before the WDT times out every time to reset the CPU. When some trouble happens, the program will be reset to the general situation by WDT and the program won't reset the WDT in that situation.

The input of Watch Dog Timer is WDTEN and WDTS[2:0] register flags. The output of Watch Dog Timer is TO register flag. When a user sets the WDTEN, the embedded Watch Dog Timer Oscillator (3 KHZ) will become active, and the generated clock will be pushed into the "8-bit counter 1" as shown in Figure 6-2. The output of the "8-bit counter 1", WDTA[7:0], is a virtual signal which is sent to one multiplexer. The multiplexer is controlled by the register flags, WDTS[2:0]. The output signal is used as the "8-bit Counter 2" clock input. When "8-bit Counter 2" overflows, it will send WDTOUT to reset the CPU (Program Counter will jump to 0x00H to reset the program) and set TO flag. Users could reset the WDT by the instruction – CLRWDT.

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
-	STAT US	1.11/3.4.2					то				00u00uuu
0DH	WDT CON	6.3	WDTEN			X		W	/DTS [2	2:0]	0uuuu000

Table 6-9 watch dog timer register table

#### **Operation:**

- 1. Setup the WDTS[2:0] to decide the WDT timeout frequency.
- 2. Set WDTEN register flag to enable the WDT.
- 3. Process the CLRWDT instruction to reset the WDT in the program.

Address	Name		Content ( u mean unknown or unchanged)							
07H	INTE	GIE			-	-	-	-	1	00000000
16H	INTF2						CTIF	-	-	00000000
17H	INTE2						CTIE	-	I	00000000
08H	CTAH		CTA[15:8]							սսսսսսս
09H	CTAL				CTA	[7:0]				սսսսսսս
0AH	СТВН				CTB[	15:8]				սսսսսսս
0BH	CTBL		CTB[7:0]							սսսսսսս
0CH	CTCON	TON		MUXSEL[2	:0]	TE	FQTMB	OVAB		0000000u
2BH	PT3MR				PFOEN		-	-		0000000

#### 6.3. Dual 16-bit Programmable Counter



Figure 6-3 Programmable Counter Working block diagram

FS98O22 embeds Dual 16-bit Programmable Counter. It could be used under three working modes: Counter mode, Pulse Width Measurement mode and Frequency Measurement mode. Users could setup MUXSEL[2] and FQTMB register flags to deice the working mode.

Table 6-10 Programmable	Counter working	mode selection table
-------------------------	-----------------	----------------------

Working mode	MUXSEL[2]	FQTMB
Counter mode	0	0
Pulse Width Measurement mode	1	0
Frequency Measurement mode	0	1
NONE	1	1

#### • Counter mode:

There are two 16-bit counters (CTA and CTB) in Programmable Counter unit.

#### **Operation:**

- 1. Clear FQTMB and MUXSEL[2] register flags to make the Programmable Counter work as Counter.
- 2. Setup MUXSEL[1:0] to decide the input clock signal.

Table 6-11 Programmable Counter Clock signal selection table

MUXSEL[1:0]	Clock signal
11	PFI
10	ECK
01	Instruction Cycle
00	ICK

- 3. If PFI is assigned to be the Clock signal, users could set TE to invert the PFI voltage level.
- 4. Clear OVAB register flag to set the CTA as the working counter. When CTA counter overflows, the interrupt (CTIE) will be triggered.
- 5. Clear CTIF and set the CTIE and GIE register flag to enable the Programmable Counter interrupt.
- 6. Setup CTB[15:0]. CTA[15:0] will be filled with the same value as CTB[15:0]. When CTA[15:0] overflows, it will be filled with the same value again. User could decide CTA timeout by setting up CTB[15:0] register.
- 7. Set TON to start the counter.
- 8. When CTA counter overflows, the interrupt will be triggered.
- 9. Users could clear TON register flag to stop the counting process.

TON
CTB XXXXX_FFP9
CTIF
Figure 6-4 Programmable Counter Counter mode

#### • Pulse Width Measurement mode:

Programmable Counter could be used to measure the time when a signal holds its voltage level in high or low.

#### **Operation:**

- 1. Clear FQTMB and clear MUXSEL[2] register flags to make the Programmable Counter work as Pulse Width Measurement.
- 2. Setup MUXSEL[1:0] to decide the input clock signal.
- 3. PFI is the signal which is ready to measure the pulse width. Users could set TE to invert the PFI voltage level.
- 4. Clear OVAB register flag to set the CTA as the working counter. When CTA counter overflows, the interrupt (CTIE) will be triggered.
- 5. Clear CTIF and set the CTIE and GIE register flags to enable the Programmable Counter interrupt.
- 6. Setup CTB[15:0]. CTA[15:0] will be filled with the same value as CTB[15:0]. When CTA[15:0] overflows, it will be filled with the same value again. User could decide CTA timeout by setting up CTB[15:0] register.
- 7. Set TON to start the Pulse Width Measurement.
- 8. When PFI signal is from high to low, CTA counter will stop counting and clear TON register flag. Interrupt will be triggered at the same time. Users could read the CTA counter value to know the pulse width of PFI.
- 9. If CTA counter overflows, and the PFI signal is still high, the interrupt will be triggered, but CTA will count again.



Figure 6-5 Programmable Counter Pulse Width Measurement mode

## Frequency Measurement mode: Description:

Programmable Counter could be used to measure a signal frequency.

#### Operation:

- 1. Set FQTMB and clear MUXSEL[2] register flags to make the Programmable Counter work as Frequency Measurement.
- 2. Setup MUXSEL[1:0] to decide the input clock signal.
- 3. PFI is the signal which is ready to measure the frequency. Users could set TE to invert the PFI voltage level.
- 4. Clear OVAB register flag to set the CTA as the working counter. When CTA counter overflows, the interrupt (CTIE) will be triggered.
- 5. Clear CTIF and set the CTIE and GIE register flags to enable the Programmable Counter interrupt.
- 6. Setup CTB[15:0]. CTA[15:0] will be filled with the same value as CTB[15:0]. When CTA[15:0] overflows, it will be filled with the same value again. User could decide CTA timeout by setting up CTB[15:0] register.
- 7. Set TON to start the Frequency Measurement.
- 8. When CTA counter overflows, the interrupt will be triggered. TON register flag will be clear automatically.
- 9. Users could read the CTB value to know the PFI signal frequency.





## 7. I/O Port

Table 7-1 FS98O22 I/O port register table

Address	Name	Detail on Chapter	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
06H	INTF	3/6/7/9/10/11					I2CIF	-	E1IF	E0IF	0000000
07H	INTE	3/6/7/9/10/11	GIE				I2CIE	-	E1IE	E0IE	0000000
16H	INTF2	6/7							E3IF	E2IF	0000000
17H	INTE2	6/7							E3IE	E2IE	0000000
20H	PT1	7				PT1	[7:0]				սսսսսսս
21H	PT1EN	7				PT1E	N [7:0]				0000000
22H	PT1PU	7				PT1P	U [7:0]				0000000
23H	AIENB1	7	AIEN	B[7:6]			AIENB	[5:0]			0000000
24H	PT2	7				PT2	[7:0]				սսսսսսս
25H	PT2EN	7				PT2E	N [7:0]				0000000
26H	PT2PU	7				PT2P	U [7:0]				0000000
27H	PT2MR	7.2/7.5/8	BZEN			PM1EN	E1M[ <sup>^</sup>	1:0]	EOM	[1:0]	0000000
28H	PT3					PT3	[7:0]				սսսսսսս
29H	PT3EN					PT3E	N [7:0]				0000000
2AH	PT3PU					PT3P	U [7:0]				0000000
2BH	PT3MR					PFOEN	E3M[ <sup>^</sup>	1:0]	E2M	[1:0]	0000000
37H	PT2OC B	9				PT2O	C[4:3]				uuu11uuu

The GPIO (General Purpose Input Output) in a micro-controller is used for general purpose input or output function. Users could use these ports to get digital signal or transmit data to any other digital device. Some GPIOs in FS98O22 are also defined for other special functions. In this Chapter, the GPIO will be illustrated as the GPIO function. The special functions defined in the GPIO will be illustrated in the following Chapters.



## Register PT1 at address 20H

property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X			
PT1				PT1	[7:0]						
	Bit7							Bit0			
Bit 7-0	<b>PT1[7:0]</b> : G	PIO Port 1 da	ata flag (Plea	se refer to S	ection 7.1 fc	or detail)					
	PT1[7] = GP	IO Port 1 bit	7 data flag								
	PT1[6] = GP	T1[6] = GPIO Port 1 bit 6 data flag									
	PT1[5] = GP	T1[5] = GPIO Port 1 bit 5 data flag									
	PT1[4] = GP	IO Port 1 bit	4 data flag								
	PT1[3] = GP	PT1[3] = GPIO Port 1 bit 3 data flag									
	PT1[2] = GP	IO Port 1 bit	2 data flag								
	PT1[1] = GP	IO Port 1 bit	1 data flag								
	PT1[0] = GP	IO Port 1 bit	0 data flag								
property	T1EN at addro R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PT1EN				PT1EN	I [7:0]	$\frown$					
	Bit7							Bit0			
Bit 7-0	PT1EN [7:0]	: GPIO Port	1 Input / Out	put control fl	ag (Please r	efer to Sectio	n 7.1 for de	tail)			
	PT1EN[7] =	GPIO Port 1	bit 7 I/O con	trol flag ; 0 =	defined as i	input port, 1 =	e defined as	output port			
	PT1EN[6] =	GPIO Port 1	bit 6 I/O con	trol flag ; 0 =	defined as i	input port, 1 =	e defined as	output port			
	PT1EN[6] = GPIO Port 1 bit 6 I/O control flag ; 0 = defined as input port, 1 = defined as output port PT1EN[5] = GPIO Port 1 bit 5 I/O control flag ; 0 = defined as input port, 1 = defined as output port										
	PT1EN[5] =	GPIO Port 1	bit 5 1/0 con	trol flag ; 0 =	defined as i	input port, 1 =	e defined as	output port			
						input port, 1 = input port, 1 =					
	PT1EN[4] =	GPIO Port 1	bit 4 I/O con	trol flag ; 0 =	defined as i		e defined as	output port			
	PT1EN[4] = PT1EN[3] = PT1EN[2] =	GPIO Port 1 GPIO Port 1 GPIO Port 1	bit 4 I/O con bit 3 I/O con bit 2 I/O con	trol flag ; 0 = trol flag ; 0 = trol flag ; 0 =	e defined as i e defined as i e defined as i	input port, 1 = input port, 1 = input port, 1 =	= defined as = defined as = defined as	output port output port output port			
	PT1EN[4] = PT1EN[3] = PT1EN[2] = PT1EN[1] =	GPIO Port 1 GPIO Port 1 GPIO Port 1 GPIO Port 1	bit 4 I/O con bit 3 I/O con bit 2 I/O con bit 1 I/O con	trol flag ; 0 = trol flag ; 0 = trol flag ; 0 = trol flag ; 0 =	defined as i defined as i defined as i defined as i	input port, 1 = input port, 1 = input port, 1 = input port, 1 =	= defined as = defined as = defined as = defined as	output port output port output port output port			
	PT1EN[4] = PT1EN[3] = PT1EN[2] = PT1EN[1] =	GPIO Port 1 GPIO Port 1 GPIO Port 1 GPIO Port 1	bit 4 I/O con bit 3 I/O con bit 2 I/O con bit 1 I/O con	trol flag ; 0 = trol flag ; 0 = trol flag ; 0 = trol flag ; 0 =	defined as i defined as i defined as i defined as i	input port, 1 = input port, 1 = input port, 1 =	= defined as = defined as = defined as = defined as	output port output port output port output port			
property	PT1EN[4] = PT1EN[3] = PT1EN[2] = PT1EN[1] =	GPIO Port 1 GPIO Port 1 GPIO Port 1 GPIO Port 1	bit 4 I/O con bit 3 I/O con bit 2 I/O con bit 1 I/O con	trol flag ; 0 = trol flag ; 0 = trol flag ; 0 = trol flag ; 0 =	defined as i defined as i defined as i defined as i	input port, 1 = input port, 1 = input port, 1 = input port, 1 =	= defined as = defined as = defined as = defined as	output port output port output port output port			
property R = Read	PT1EN[4] = PT1EN[3] = PT1EN[2] = PT1EN[1] = PT1EN[0] =	GPIO Port 1 GPIO Port 1 GPIO Port 1 GPIO Port 1 GPIO Port 1	bit 4 I/O con bit 3 I/O con bit 2 I/O con bit 1 I/O con	trol flag ; 0 = trol flag ; 0 = trol flag ; 0 = trol flag ; 0 = trol flag ; 0 =	defined as i defined as i defined as i defined as i	input port, 1 = input port, 1 = input port, 1 = input port, 1 = input port, 1 =	= defined as = defined as = defined as = defined as	output port output port output port output port			

Register PT1PU at address 22H

FS98022

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PT1PU		PT1PU [7:0]									
	Bit7							Bit0			
Bit 7-0	PT1PU [7:0]	: GPIO Port	1 Pull up res	sistor enable	flag (Please	refer to Sect	ion 7.1 for d	etail)			
resistor	PT1EN[7] =	GPIO Port 1	bit 7 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, 1 =	with Pull up			
resistor	PT1EN[6] =	GPIO Port 1	bit 6 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, 1 =	with Pull up			
resistor	PT1EN[5] =	GPIO Port 1	bit 5 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, 1 =	with Pull up			
resistor	PT1EN[4] =	GPIO Port 1	bit 4 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, 1 =	with Pull up			
resistor	PT1EN[3] =	GPIO Port 1	bit 3 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, 1 =	with Pull up			
resistor	PT1EN[2] =	GPIO Port 1	bit 2 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, 1 =	with Pull up			
resistor	PT1EN[1] =	GPIO Port 1	bit 1 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, 1 =	with Pull up			
resistor	PT1EN[0] =	GPIO Port 1	bit 0 contro	ol flag ; $0 = F$	Pull up resist	or is disconr	nected, 1 =	with Pull up			

## property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown



FS98022

## Register AIENB1 at address 23H

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
AIENB1		AIENB[7:0]								
	Bit7							Bit0		
Bit 7-0	AIENB1[7:0]	: GPIO Port	1 Analog / D	igital control	flag (Please	refer to Sect	ion 7.1 for d	etail)		
channel	AIENB1[7] =	GPIO Port	1 bit 7 D/A f	ilag ; 0 = det	îned as Ana	log channel,	1 = define	d as Digital		
channel	AIENB1[6] =	GPIO Port	1 bit 6 D/A f	ilag ; 0 = det	îned as Ana	log channel,	1 = define	d as Digital		
chan	AIENB1[5] = nel	GPIO Port	1 bit 5 D/A f	ilag ; 0 = det	ined as Ana	log channel,	1 = defined	d as Digital		
channel	AIENB1[4] =	GPIO Port	1 bit 4 D/A f	ilag ; 0 = det	îned as Ana	log channel,	1 = define	d as Digital		
channel	AIENB1[3] =	GPIO Port	1 bit 3 D/A f	ilag ; 0 = det	îned as Ana	log channel,	1 = define	d as Digital		
channel	AIENB1[2] =	GPIO Port	1 bit 2 D/A f	ilag ; 0 = det	ined as Ana	log channel,	1 = define	d as Digital		
channel	AIENB1[1] =	GPIO Port	1 bit 1 D/A f	ilag ; 0 = det	ined as Ana	log channel,	1 = defined	d as Digital		
channel	AIENB1[0] =	GPIO Port	1 bit 0 D/A f	lag ; 0 = def	îned as Ana	log channel,	1 = defined	d as Digital		

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

## Register PT2 at address 24H

property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X
PT2				PT2				
	Bit7							Bit0
	Biti							Bito
Bit 7-0	PT2[7 :0] : (	GPIO Port 2 (	data flaq					
		PIO Port 2 bit						
	PT2[6] = GP	PIO Port 2 bit	6 data flag					
		PIO Port 2 bit						
	PT2[4] = GP	PIO Port 2 bit	4 data flag					
	PT2[3] = GP	PIO Port 2 bit	3 data flag					
	PT2[2] = GP	PIO Port 2 bit	2 data flag					
	PT2[1] = GP	PIO Port 2 bit	1 data flag			1		
	PT2[0] = GP	PIO Port 2 bit	0 data flag					
							1	
property								
R = Read	lable bit	W =	Writable bit	ι	J = unimplen	nented bit		
- n = V Reset	alue at Pow	er On '1'=	Bit is Set	•	0' = Bit is Cle	eared	X = Bit is	unknown
		0			5			



## Register PT2EN at address 25H

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PT2EN		PT2EN [7:0]								
	Bit7							Bit0		
Bit 7-0	PT2EN [7 :0	] : GPIO Por	t 2 Input / O	utput control	flag					
	PT2EN[7] =	GPIO Port 2	bit 7 I/O cor	trol flag ; 0 =	defined as i	nput port, 1 :	= defined as	output port		
	PT2EN[6] =	GPIO Port 2	bit 6 I/O cor	ntrol flag ; 0 =	defined as i	nput port, 1 :	= defined as	output port		
	PT2EN[5] =	GPIO Port 2	bit 5 I/O cor	ntrol flag ; 0 =	defined as i	nput port, 1 :	= defined as	output port		
	PT2EN[4] =	GPIO Port 2	bit 4 I/O cor	trol flag ; 0 =	defined as i	nput port, 1 :	= defined as	output port		
	PT2EN[3] =	GPIO Port 2	bit 3 I/O cor	trol flag ; 0 =	defined as i	nput port, 1 :	= defined as	output port		
	PT2EN[2] =	GPIO Port 2	bit 2 I/O cor	trol flag ; 0 =	defined as i	nput port, 1 :	= defined as	output port		
	PT2EN[1] =	GPIO Port 2	bit 1 I/O cor	trol flag ; 0 =	defined as i	nput port, 1 :	= defined as	output port		
	PT2EN[0] =	GPIO Port 2	bit 0 I/O cor	trol flag ; 0 =	defined as i	nput port, 1 :	= defined as	output port		

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

FS98022

## Register PT2PU at address 26H

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PT2PU				PT2PU	l [7:0]			
	Bit7							Bit0
Bit 7-0	PT2PU [7:0	: GPIO Port	2 Pull up res	istor enable	flag			
resistor	PT2PU[7] =	GPIO Port	2 bit 7 contr	ol flag ; 0 =	Pull up resi	stor is disco	nnect, 1 = \	with Pull up
resistor	PT2PU[6] =	GPIO Port	2 bit 6 contr	ol flag ; 0 =	Pull up resi	stor is disco	nnect, 1 = \	with Pull up
resistor	PT2PU[5] =	GPIO Port	2 bit 5 contr	ol flag ; 0 =	Pull up resi	stor is disco	nnect, 1 = v	with Pull up
resistor	PT2PU[4] =	GPIO Port	2 bit 4 contr	ol flag ; 0 =	Pull up resi	stor is disco	nnect, 1 = v	with Pull up
resistor	PT2PU[3] =	GPIO Port	2 bit 3 contr	ol flag ; 0 =	Pull up resi	stor is disco	nnect, 1 = \	with Pull up
resistor	PT2PU[2] =	GPIO Port	2 bit 2 contr	ol flag ; 0 =	Pull up resi	stor is disco	nnect, 1 = v	with Pull up
resistor	PT2PU[1] =	GPIO Port	2 bit 1 contr	ol flag ; 0 =	Pull up resi	stor is disco	nnect, 1 = v	with Pull up
resistor	PT2PU[0] =	GPIO Port	2 bit 0 contr	ol flag ; 0 =	Pull up resi	stor is disco	nnect, 1 = v	with Pull up

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown



## Register PT2MR at address 27H

property	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PT2MR	BZEN			PM1EN	E1M	[1:0]	E0M[	1:0]
	Bit7							Bit0
D:1 7		an an abla fi				- :1)		
Bit 7			•	efer to Sectio	~			
	1 = Buzzer f	unction is er	habled, GPI	O Port 2 bit 7	is defined as	s Buzzer outp	out.	
	0 = Buzzer f	unction is di	sabled, GPI	O Port 2 bit 7	is defined a	s GPIO.		
Bit 4	PM1EN: PD	M Module e	nable flag (F	Please refer to	o Chapter 8 f	or detail)		
	1 = PDM Module is enabled, GPIO Port 2 bit 2 is defined as PDM output.							
	0 = PDM Module is disabled, GPIO Port 2 bit 2 is defined as GPIO.							
Bit 3-2	E1M[1:0]: GPIO Port 2 bit 1 interrupt trigger mode (Please refer to Section 7.2 for detail)							
	11 = Externa	al Interrupt 1	(GPIO Port	2 bit 1) is trig	gered at stat	te change		
	10 = External Interrupt 1 (GPIO Port 2 bit 1) is triggered at state change							
	01 = External Interrupt 1 (GPIO Port 2 bit 1) is triggered at positive edge							
	00 = Externa	al Interrupt 1	(GPIO Por	t 2 bit 1) is trig	gered at neg	gative edge		
Bit 1-0	<b>E0M[1:0]</b> : G	PIO Port 2 b	oit 0 interrup	ot trigger mod	e (Please ref	er to Section	7.2 for detail	)
	11 = Externa	al Interrupt 0	(GPIO Port	t 2 bit 0) is trig	gered at stat	te change		
	10 = Externa	al Interrupt 0	(GPIO Por	t 2 bit 0) is trig	gered at sta	te change		
	01 = Externa	al Interrupt 0	(GPIO Por	t 2 bit 0) is trig	gered at pos	sitive edge		
	00 = Externa	al Interrupt 0	(GPIO Por	t 2 bit 0) is trig	gered at neg	gative edge		
					X			

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown



## Register PT3 at address 28H

PT3	Bit7			DTA				
	Bit7			P13	[7:0]			
								Bit0
Bit 7-0	PT3[7 :0] : GP	IO Port 3	data flag					
	PT3[7] = GPIO	Port 3 bi	t 7 data flag	<				
	PT3[6] = GPIO	Port 3 bi	t 6 data flag					
	PT3[5] = GPIO	Port 3 bi	t 5 data flag					
	PT3[4] = GPIO	Port 3 bi	t 4 data flag					
	PT3[3] = GPIO							
	PT3[2] = GPIO							
	PT3[1] = GPIO							
	PT3[0] = GPIO	Port 3 bi	t 0 data flag				$\mathbf{O}_{\mathbf{A}}$	
				$\bigcirc$				
property								
R = Read	able bit	w	= Writable bit	) (	J = unimplen	nented bit		
	alue at Power		= Bit is Set		0' = Bit is Cle		X = Bit is	unknown



## Register PT3EN at address 29H

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PT3EN	PT3EN [7:0]									
	Bit7							Bit0		
Bit 7-0	PT3EN [7 :0 PT3EN[7] = PT3EN[6] = PT3EN[5] = PT3EN[4] = PT3EN[3] =	GPIO Port 3 GPIO Port 3 GPIO Port 3 GPIO Port 3	bit 7 I/O con bit 6 I/O con bit 5 I/O con bit 4 I/O con	ntrol flag ; 0 = ntrol flag ; 0 = ntrol flag ; 0 = ntrol flag ; 0 =	defined as i defined as i defined as i defined as i	nput port, 1 = nput port, 1 = nput port, 1 =	= defined as = defined as = defined as	output port output port output port		
	PT3EN[2] = PT3EN[1] =	GPIO Port 3	bit 2 I/O con	ntrol flag ; 0 =	defined as i	nput port, 1 :	= defined as	output port		
	PT3EN[0] =									

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

FS98022

## Register PT3PU at address 2AH

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PT3PU		PT3PU [7:0]								
	Bit7							Bit0		
Bit 7-0	PT3PU [7:0	]: GPIO Port	3 Pull up res	sistor enable	flag					
resistor	PT3PU[7] =	GPIO Port 3	3 bit 7 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, 1 =	with Pull up		
resistor	PT3PU[6] =	GPIO Port 3	3 bit 6 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, 1 =	with Pull up		
resistor	PT3PU[5] =	GPIO Port 3	3 bit 5 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, 1 =	with Pull up		
resistor	PT3PU[4] =	GPIO Port 3	3 bit 4 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, 1 = 1	with Pull up		
resistor	PT3PU[3] =	GPIO Port 3	3 bit 3 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, 1 = r	with Pull up		
resistor	PT3PU[2] =	GPIO Port 3	3 bit 2 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, $1 = 1$	with Pull up		
resistor	PT3PU[1] =	GPIO Port 3	3 bit 1 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, 1 =	with Pull up		
resistor	PT3PU[0] =	GPIO Port 3	3 bit 0 contro	ol flag ; 0 = F	Pull up resist	or is disconr	nected, 1 = y	with Pull up		

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown


# Register PT3MR at address 2BH

property	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
PT3MR				PFOEN	E3M[1:0]		E2M[1:0]						
	Bit7							Bit0					
Bit 4	PFOEN: Pro	grammable	Counter En	abled registe	r flag								
	1 = Program	mable Cour	iter is enabl	ed									
	0 = Program	mable Cour	iter is disabl	led									
Bit 3-2	E3M[1:0]: G	<b>I[1:0]</b> : GPIO Port 3 bit 1 interrupt trigger mode (Please refer to Section 7.2 for detail)											
	11 = Externa	I Interrupt 4	(GPIO Port	: 3 bit 1) is trig	gered at stat	te change							
	10 = Externa	al Interrupt 4	(GPIO Port	t 3 bit 1) is trig	gered at sta	te change							
	01 = Externa	al Interrupt 4	(GPIO Port	t 3 bit 1) is trig	gered at pos	sitive edge							
	00 = Externa	al Interrupt 4	(GPIO Port	t 3 bit 1) is trig	gered at neg	gative edge							
Bit 1-0	<b>E2M[1:0]</b> : G	PIO Port 3 b	oit 0 interrup	ot trigger mod	e (Please ref	er to Section	7.2 for detai	il)					
	11 = Externa	I Interrupt 3	(GPIO Port	: 3 bit 0) is trig	pit 0) is triggered at state change								
	10 = Externa	al Interrupt 3	(GPIO Port	t 3 bit 0) is trig	triggered at state change								
	01 = Externa	al Interrupt 3	(GPIO Port	t 3 bit 0) is trig	gered at pos	sitive edge							
	00 = Externa	al Interrupt 3	(GPIO Port	t 3 bit 0) is trig	gered at neg	gative edge							
		· · ·	-										

property
P P

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

FS98022

# Register PT2OCB at address 37H

property	U-X	U-X	U-X	R/W-1	R/W-1	U-X	U-X	U-X	
PT2OCB				PT2O	C[4:3]				
	Bit7							Bit0	
Bit 4-3				n control flag					
Control	PT2OC[4] =	GPIO Port	2 bit 4 Ope	n Drain contr	ol flag ; 0 = r	normal digita	al I/O, 1 = C	Open Drain	
Control	PT2OC[3] =	GPIO Port	2 bit 3 Ope	n Drain contr	ol flag;0 = r	normal digita	al I/O, 1 = C	Open Drain	
			~						
					0				
property							2		
R = Read	able bit	W =	Writable bi	t U	= unimpleme	ented bit			
- n = Va Reset	alue at Powe	er On '1' =	Bit is Set	ťO	o' = Bit is Clea	red	X = Bit is	unknown	
		1			0				
		~							
				60	5				



7.1. Digital I/O Port with Analog Input Channel Shared: PT1[7:0]

Figure 7-1 PT1[7:0] function block

GPIO Port 1 (PT1[7:0]) function block is shown in Figure 7-1. The main function of the GPIO is for data exchange between the Data bus and the ports. Users could control the PT1EN[7:0] register flags to decide the input and output direction. The input and output function and the related functions are explained as follows:

Input:

GPIO Port 1 Bit0 to Bit7 (PT1[7:0]) could be used to get both the digital signal and the analog signal. User should control the AIENB[7:0] register flags to decide the input type. If user sets the AIENB, the AND gate embedded in the GPIO Port1 will allow the digital data to connect to the data bus. Otherwise, the Input signals will be defined as analog signals and sent to the related function blocks (ADC, OPAMP...etc)

Output

FS98O22 sends the digital data out by an embedded D Flip Flop. When the program sends data out through PT1, the data will be sent to data bus first, and then the D Flip Flop will latch the signal for PT1 output while the Write signal and AR (FS98O22 internal device address pointer) is pointed to PT1.

Pull up resistor

FS98O22 embeds an internal pull up resistor function in PT1 with about 1000k ohm resistor<sup>9</sup>. Users could control the PT1PU[7:0] register flags to decide the connections to pull up resistor. When a port is connected to the pull up resistor, the input data is, by default, assigned to high (data 1).

<sup>&</sup>lt;sup>9</sup> The pull up current is about 10uA. Remember to disable PT1PU before program falls into Sleep mode.



#### Table 7-2 PT1 register table

Address	Name	Detail on Chapter	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset			
20H	PT1	7				PT1	[7:0]				սսսսսսս			
21H	PT1EN	7				PT1E	N [7:0]				0000000			
22H	PT1PU	7				0000000								
23H	AIENB1	7	AIENB	3[7:6]			0000000							

### **Read data Operation**

- 1. Clear the PT1EN[n]<sup>10</sup> register flags. The PT1[n] will be defined as an input port.
- 2. Set the PT1PU[n] register as required. The PT1[n] will be connected to an internal pull up resistor.
- 3. Set the AIENB[n] register flags if the input signals are analog signals.(n = 7 to 0)
- 4. Clear the AIENB[n] register flags if the input signals are analog signals. (n = 7 to 0<sup>11</sup>)
- 5. The VDDA Regulator must be enabled first, and then the AIN0~AIN7 can work correctly. (Please refer to Chapter 4)
- 6. After the signal input from outside, users can get the data through PT1[n]

### Write data Operation

- 1. Set the PT1EN[n] register flags. The PT1[n] will be defined as an output port.
- 2. Set the PT1PU[n] register as required. The PT1[n] will be connected to an internal pull up resistor.
- 3. Set the PT1[n] to output the data. The embedded D Flip Flop will latch the data till PT1[n] is changed.

#### **Notice Operation**

- 1. To keep low operation current in SLEEP mode, set AIENB[7:0] to let the PT1 be floating.
- 2. Parallel a small resistor (about 10k ohm) between ports and VDD to increase the possible output current when the PT1PU[n] is set.

<sup>&</sup>lt;sup>10</sup> n means the bits indexes user want to control

<sup>&</sup>lt;sup>11</sup> PT1 bit6 and bit7 could only be defined as digital signal input.



7.2. Digital I/O Port and External Interrupt Input : PT2[0], PT2[1], PT3[0], PT3[1]

Figure 7-2 PT2[0] PT2[1] PT3[0] PT3[1] function block

GPIO Port 2 Bit1 and Bit 0 (PT2[1:0]) and Port 3 Bit1 and Bit 0 (PT3[1:0]) function block is shown in Figure 7-2. The main function of the GPIO is input and output data between the Data bus and the ports. Users could control the PT2EN[1:0] and PT3EN[1:0] register flags to decide the input output direction. The input and output function and the related functions are explained as follows:

Input:

GPIO Port 2 Bit1 and Bit0 (PT2[1:0]) could be the external interrupt ports as INT1 and INT0 or be the general I/O ports. User should control INTE register E0IE and E1IE flags to decide if the interrupt is enabled. The interrupt trigger mode is selected by E0M[1:0] and E1M[1:0] register flags. The input port has a Schmitt trigger in it, and the up/down trigger voltage level is 0.45VDD/0.2VDD.

GPIO Port 3 Bit1 and Bit0 (PT3[1:0]) could be the external interrupt ports as INT3 and INT2 or be the general I/O ports. User should control INTE register E2IE and E3IE flags to decide if the interrupt is enabled. The interrupt trigger mode is selected by E2M[1:0] and E3M[1:0] register flags. The input port has a Schmitt trigger in it, and the up/down trigger voltage level is 0.45VDD/0.2VDD.

Output

FS98O22 sends the digital data out by an embedded D Flip Flop. When the program sends data out through PT2 or PT3, the data will be sent to data bus first, and then the D Flip Flop will latch the signal for PT2/PT3 output while the Write signal and AR (FS98O22 internal device address pointer) is pointed to PT2/PT3.

Pull up resistor

FS98O22 embeds an internal pull up resistor function in PT2 with about 1000k ohm resistor<sup>12</sup>. Users could control the PT2PU[1:0] register flags to decide the connections to pull up resistor. When a port is connected to the pull up resistor, the input data is, by default, assigned to high (data 1).

<sup>&</sup>lt;sup>12</sup> The pull up current is about 10uA. Remember to disable PT1PU before program falls into Sleep mode.



#### Table 7-3 PT2 register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
06H	INTF	3/6/7/9/10/11						-	E1IF	E0IF	0000000
07H	INTE	3/6/7/9/10/11	GIE					-	E1IE	E0IE	0000000
24H	PT2	7				PT2 [	7:0]				սսսսսսս
25H	PT2EN	7	PT2EN [7:0] 0000000				PT2EN [7:0]				0000000
26H	PT2PU	7				PT2PU	[7:0]				0000000
27H	PT2MR	7.2/7.5/8					E1M	E1M[1:0] E0M[1:0]			0000000
28H	PT3					PT3 [	7:0]				սսսսսսս
29H	PT3EN					PT3EN	[7:0]				0000000
2AH	PT3PU		PT3PU [7:0]				0000000				
2BH	PT3MR					PFOE N	E3M	[1:0]	E2M	[1:0]	0000000

#### **Read data Operation**

- 1. Clear the PT2EN[n]<sup>13</sup>/PT3EN[n] register flags. The PT2[n]/PT3[n] will be defined as an input port.
- 2. Set the PT2PU[n]/PT3PU[n] register as required. The PT2[n]/PT3[n] will be connected to an internal pull up resistor.
- 3. After the signal input from outside, user could get the data through PT2[n]/PT3[n]

#### Write data Operation

- 1. Set the PT2EN[n]/PT3EN[n] register flags. The PT2[n]/PT3[n] will be defined as an output port.
- 2. Set the PT2PU[n]/PT3PU[n] register as required. The PT2[n]/PT3[n] will be connected to an internal pull up resistor.
- 3. Set the PT2[n]/PT3[n] to output the data. The embedded D Flip Flop will latch the data till PT2[n]/PT3[n] is changed.

#### External Interrupt Operation (negative edge trigger for example)

- 1. Clear the PT2EN[n]/PT3EN[n] register flags. The PT2[n]/PT3[n] will be defined as an input port.
- 2. Set the PT2PU[n]/PT3PU[n] register. The PT2[n]/PT3[n] will be connected to an internal pull up resistor.
- 3. Set the E0M[1:0] as 00 to define INT0 interrupt trigger mode as "negative edge trigger".
- 4. Set the E1M[1:0] as 00 to define INT1 interrupt trigger mode as "negative edge trigger".
- 5. Set the E2M[1:0] as 00 to define INT2 interrupt trigger mode as "negative edge trigger".
- 6. Set the E3M[1:0] as 00 to define INT3 interrupt trigger mode as "negative edge trigger".

#### **Notice Operation**

1. Parallel a small resistor (about 10k ohm) between ports and VDD to increase the possible output current when the PT2PU[n]/PT3PU[n] is set.

<sup>&</sup>lt;sup>13</sup> n means the bits indexes user want to control



# 7.3. Digital I/O Port or PDM Output : PT2[2] and PT2[5]

Figure 7-3 PT2[2] function block

GPIO Port 2 Bit2 (PT2[2]) and GPIO Port 2 Bit5 (PT2[5]) function block is shown in Figure 7-3. The main function of the GPIO is input and output data between the Data bus and the ports. User could control the PT2EN[2]/ PT2EN[5] register flags to decide the input output direction. The input and output function and the related functions are explained as follows:

Input:

GPIO Port 2 Bit2 (PT1[2]) and GPIO Port 2 Bit5 (PT1[5]) could be the PDM (Pulse Density Modulator) output port or be the general I/O port. User should setup PM1EN/ PM2EN register flag to decide if the PDM is enabled. The detailed PDM usage is described in Chapter 8.

The input port has a Schmitt trigger in it, and the up/down trigger voltage level is 0.45VDD/0.2VDD.

Output

FS98O22 sends the digital data out by an embedded D Flip Flop. When the program sends data out through PT2, the data will be sent to data bus first, and then the D Flip Flop will latch the signal for PT2 output while the Write signal and AR (FS98O22 internal device address pointer) is pointed to PT2.

Pull up resistor

FS98O22 embeds an internal pull up resistor function in PT2 with about 1000k ohm resistor<sup>14</sup>. Users could control the PT2PU[2]/PT2PU[5] register flags to decide the connection to pull up resistor. When a port is connected to the pull up resistor, the input data is, by default, assigned to high (data 1).

<sup>&</sup>lt;sup>14</sup> The pull up current is about 10uA. Remember to disable PT1PU before program falls into Sleep mode.



#### Table 7-4 PT2 register table

Address	Name	Detail on Chapter	Bit 7	Bit 7 Bit 6		Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
24H	PT2	7		PT2 [7:0] uuuuuuu					սսսսսսս		
25H	PT2EN	7				PT2EN [	7:0]				0000000
26H	PT2PU	7		PT2PU [7:0]							0000000
27H	PT2MR	7.2/7.5/8		PM2EN		PM1EN	-	-		-	0000000

### **Read data Operation**

- 1. Clear the PT2EN[n]<sup>15</sup> register flags. The PT2[n] will be defined as an input port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. After the signal input from outside, user could get the data through PT2[n]

#### Write data Operation

- 1. Set the PT2EN[n] register flags. The PT2[n] will be defined as an output port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. Set the PT2[n] to output the data. The embedded D Flip Flop will latch the data till user change PT2[n].

### **Notice Operation**

- 1. Parallel a small resistor (about 10k ohm) between ports and VDD to increase the possible output current when the PT2PU[n] is set.
- 7.4. Digital I/O Port or I2C Serial Port : PT2[3]/SDA, PT2[4]/SCL



#### Figure 7-4 PT2[3] PT2[4] function block

GPIO Port 2 Bit4 and Bit 3 (PT2[4:3]) function block is shown in Figure 7-4. The main function of the GPIO is input and output data between the Data bus and the ports. Users could control the PT2EN[4:3] register flags to decide the input output direction. The input and output function and the related functions are explained as follows:

<sup>&</sup>lt;sup>15</sup> n means the bits indexes user want to control

Power on

Input:

GPIO Port 2 Bit4 and Bit3 (PT2[4:3]) could be the I2C Module SCL and SDA ports or be the general I/O ports. User should setup I2CEN register flag to decide the I2C Module is enabled or not. The detailed I2C Module usage is described in Chapter 9.

The input port has a Schmitt trigger in it, and the up/down trigger voltage level is 0.45VDD/0.2VDD.

Output

FS98O22 sends the digital data out by an embedded D Flip Flop. When the program sends data out through PT2, the data will be sent to data bus first, and then the D Flip Flop will latch the signal for PT2 output while the Write signal and AR (FS98O22 internal device address pointer) is pointed to PT2.

Pull up resistor

FS98O22 embeds an internal pull up resistor function in PT2 with about 1000k ohm resistor<sup>16</sup>. User could control the PT2PU[4:3] register flags to decide the connections to pull up resistor. When a port is connected to the pull up resistor, the input data is, by default, assigned to high (data 1).

**Open Drain Control** 

FS98O22 embeds an internal Open Drain Control function in PT2[4:3]. Users could control the PT2OC[4:3] register flags to decide if the Open Drain Control function is enabled. When the user assigns these 2 ports to be SCL and SDA, PT2OC[4:3] should be set. Please refer to Chapter 9.

	1 1210	gister table									
Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power Reset
24H	PT2	7				PT	2 [7:0]				սսսսսսս
25H	PT2EN	7				PT2	EN [7:0]				00000000
26H	PT2PU	7				PT2	PU [7:0]				00000000
37H	PT2OC B	9				PT2O	C[4:3]				นนน11นนน

Table 7-5 PT2 register table

### **Read data Operation**

- Clear the PT2EN[n]<sup>17</sup> register flags. The PT2[n] will be defined as an input port. 1.
- Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor. 2.
- Set the PT2OC[n] register as required. The PT2[n] will be connected to an internal pull low resistor. 3.
- 4. After the signal input from outside, user could get the data through PT2[n]

#### Write data Operation

- Set the PT2EN[n] register flags. The PT2[n] will be defined as an output port. 1.
- Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor. 2.
- Set the PT2OC[n] register as required. The PT2[n] will be connected to an internal pull low resistor. 3.
- Set the PT2[n] to output the data. The embedded D Flip Flop will latch the data till PT2[n] is changed. 4.

#### **Notice Operation**

- Parallel a small resistor (about 10k ohm) between ports and VDD to enlarge the possible output current 1. when the PT2PU[n] is set.
- 2. The Pull up resistor function and the Open drain control function should NOT be enabled at the same time.

<sup>&</sup>lt;sup>16</sup> The pull up current is about 10uA. Remember to disable PT1PU before program falls into Sleep mode.

<sup>&</sup>lt;sup>17</sup> n means the bit index that a user want to control

7.5. Digital I/O Port : PT2[6]



Figure 7-5 PT2[6] function block

GPIO Port 2 Bit 6 (PT2[6]) function block is shown in Figure 7-5. The main function of the GPIO is input and output data between the Data bus and the ports. Users could control the PT2EN[6] register flags to decide the input output direction. The input and output function are explained as follows:

Input:

GPIO Port 2 Bit 6 (PT2[6]) could only be the general I/O ports. The input port has a Schmitt trigger in it, and the up/down trigger voltage level is 0.45VDD/0.2VDD.

Output

FS98O22 sends the digital data out by an embedded D Flip Flop. When the program sends data out through PT2, the data will be sent to data bus first, and then the D Flip Flop will latch the signal for PT2 output while the Write signal and AR (FS98O22 internal device address pointer) is pointed to PT2.

• Pull up resistor

FS98O22 embeds an internal pull up resistor function in PT2 with about 1000k ohm resistor<sup>18</sup>. User could control the PT2PU[6] register flags to set the connections to pull up resistor. When a port is connected to the pull up resistor, the input data is, by default, assigned to high (data 1).

<sup>&</sup>lt;sup>18</sup> The pull up current is about 10uA. Remember to disable PT1PU before program falls into Sleep mode.





#### Table 7-6 PT2 register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
24H	PT2	7				PT2	2 [7:0]				սսսսսսս
25H	PT2EN	7				PT2E	N [7:0]				0000000
26H	PT2PU	7	PT2PU [7:0]							00000000	
27H	PT2MR	7.2/7.5/8	BZEN				-	-			00000000

### **Read data Operation**

- 1. Clear the PT2EN[n]<sup>19</sup> register flags. The PT2[n] will be defined as an input port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. After the signal input from outside, user could get the data through PT2[n]

#### Write data Operation

- 1. Set the PT2EN[n] register flags. The PT2[n] will be defined as an output port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. Set the PT2[n] to output the data. The embedded D Flip Flop will latch the data till PT2[n] is changed.

#### **Notice Operation**

1. Parallel a small resistor (about 10k ohm) between ports and VDD to increase the possible output current when the PT2PU[n] is set.

<sup>&</sup>lt;sup>19</sup> n means the bits indexes user want to control



7.6. Digital I/O Port or Buzzer Output : PT2[7]



GPIO Port 2 Bit2 (PT2[2]) function block is shown in Figure 7-6. The main function of the GPIO is input and output data between the Data bus and the ports. Users could control the PT2EN[2] register flags to decide the input output direction. The input and output function and the related functions are explained as follows:

Input:

GPIO Port 2 Bit2 (PT1[2]) could be the Buzzer output port or be the general I/O port. User should setup BZEN register flag to decide if the Buzzer output is enabled. The detailed Buzzer usage is described in Section 5.4.

Output

FS98O22 sends the digital data out by an embedded D Flip Flop. When the program sends data out through PT2, the data will be sent to data bus first, and then the D Flip Flop will latch the signal for PT2 output while the Write signal and AR (FS98O22 internal device address pointer) is pointed to PT2.

• Pull up resistor

FS98O22 embeds an internal pull up resistor function in PT2 with about 1000k ohm resistor<sup>20</sup>. User could control the PT2PU[2] register flags to set the connection to pull up resistor. When a port is connected to the pull up resistor, the input data is, by default, assigned to high (data 1).

<sup>&</sup>lt;sup>20</sup> The pull up current is about 10uA. Remember to disable PT1PU before program falls into Sleep mode.



#### Table 7-7 PT2[7] register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
24H	PT2	7			սսսսսսս						
25H	PT2EN	7					0000000				
26H	PT2PU	7		PT2PU [7:0]							0000000

#### **Read data Operation**

- 1. Clear the PT2EN[n]<sup>21</sup> register flags. The PT2[n] will be defined as an input port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. After the signal input from outside, user could get the data through PT2[n]

#### Write data Operation

- 1. Set the PT2EN[n] register flags. The PT2[n] will be defined as an output port.
- 2. Set the PT2PU[n] register as required. The PT2[n] will be connected to an internal pull up resistor.
- 3. Set the PT2[n] to output the data. The embedded D Flip Flop will latch the data till PT2[n] is changed.

#### **Buzzer Output Operation**

- 1. Set the PT2EN[7] register flags. The PT2[7] will be defined as an output port.
- 2. Please refer to Section 5.4 for the Buzzer Clock setting.
- 3. Set the BZEN register flag. The PT2[7] will become the buzzer output port.
- 4. Connect a buzzer to PT2 bit7. The Buzzer will work correctly.

#### Notice Operation

1. Parallel a small resistor (about 10k ohm) between ports and VDD to increase the possible output current when the PT2PU[n] is set.

<sup>&</sup>lt;sup>21</sup> n means the bits indexes user want to control

# 8. PDM (Pulse Density Modulator) Module

Please see Figure 8-1 and Figure 8-2. The GPIO port 2 bit 2 (PT2[2]) could be defined as either PDM module output or General purpose I/O. User could control the PDMEN register flags to decide the definition. The PDM module is the function FS98O22 uses for implementing the PWM (Pulse Width Modulation). Its working flowchart and usage will be described in this Chapter. First of all, a user needs to setup the PMCS register flag to decide the PDM CLK which is generated by a Frequency divider from the MCK<sup>22</sup>. Then, the PDM CLK will be divided into 16 internal clock signals named PDM15, PDM14,..., PDM0. Finally, the user should control the PMD1 (PMD1H and PMD1L) register flag to do the combination of these 16 internal clock signals. For example, if the PMD1 is set as 0x1228H, the output signal is assigned to be the combination of PDM12, PDM9, PDM5 and PDM3. If the PMD1 is set as 0x6000H, the output signal is assigned to be the combination of PDM14 and PDM13 (please refer to the following figure). The PMD1 value could be assigned from 0 to 65535, and the output signal duty cycle could be from 0 to 65535/65536<sup>23</sup>. For example, when user sets the PMD1 as 0x6000H (24576), the equivalent PWM duty cycle is 24576/65536.



Figure 8-1 FS98O22 PDM module function block

<sup>&</sup>lt;sup>22</sup> Please refer to Chapter 5 for MCK detailed information.

<sup>&</sup>lt;sup>23</sup> The PDM couldn't generate signal as duty cycle 1, user needs to define the port as General purpose I/O and keep it at high voltage level (data 1) manually to represent Duty Cycle 1.



FS98022

#### Table 8-1 PDM module register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4			Value on Power on Reset		
27H	PT2MR	7.2/7.5/8	-			PM1EN	-	-	-	-	00000000
30H	PMD1H	8	PMD1[15:8] 0000000					00000000			
31H	PMD1L	8				PMD1	[7:0]				00000000
32H	PMD2H					PDMD2	[15:8]				00000000
33H	PMD2L		PDMD2[7:0]								00000000
36H	PMCON	8	PDMEN PMCS[2:0]					00000000			

Register PT2MR at address 27H

property	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0
PT2MR		PM2EN		PM1EN	-		-	
	Bit7				G			Bit0

Bit 6 **PM1EN**: PT2[5] output multiplexer (Please refer to Section 7.3 for details)

1 = GPIO Port 2 bit 5 (PT2[5]) is defined as PDM output.

0 = GPIO Port 2 bit 5 (PT2[5]) is defined as GPIO.

Bit 4 PM1EN: PT2[2] output multiplexer (Please refer to Section 7.3 for details)

- 1 = GPIO Port 2 bit 2 (PT2[2]) is defined as PDM output.
  - 0 = GPIO Port 2 bit 2 (PT2[2]) is defined as GPIO.

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

FS98022

# Register PMD1H at address 30H

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PMD1H				PMD1[	15:8]					
	Bit7							Bit0		
Register PMD1L at address 31H										
property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PMD1L				PMD1	[7:0]					
	Bit7							Bit0		
	PMD1[14] = PMD1[13] = PMD1[12] = PMD1[11] = PMD1[10] = PMD1[0] = F PMD1[0] = F PMD1[6] = F PMD1[6] = F PMD1[6] = F PMD1[3] = F PMD1[2] = F PMD1[1] = F	PDM14 (PD PDM13 (PD PDM12 (PD PDM12 (PD PDM10 (PD PDM9 (PDM PDM8 (PDM PDM8 (PDM PDM6 (PDM PDM5 (PDM PDM4 (PDM PDM3 (PDM PDM2 (PDM	M CLK/2 <sup>1</sup> )Si M CLK/2 <sup>2</sup> )Si M CLK/2 <sup>3</sup> )Si M CLK/2 <sup>4</sup> )Si M CLK/2 <sup>5</sup> )Si CLK/2 <sup>6</sup> )Si CLK/2 <sup>8</sup> )Sign CLK/2 <sup>10</sup> )Sign CLK/2 <sup>11</sup> )Sign CLK/2 <sup>12</sup> )Sign CLK/2 <sup>13</sup> )Sign CLK/2 <sup>14</sup> )Sign CLK/2 <sup>15</sup> )Sign CLK/2 <sup>15</sup> )Sign	gnal Combin gnal Combin gnal Combin gnal Combin gnal Combination al Combination al Combination al Combination nal Combination nal Combination nal Combination nal Combination	ation enable ation enable ation enable ation enable ation enable on enable fla on enable fla ion enable fl ion enable fl ion enable fl ion enable fl ion enable fl ion enable fl	flag. $0 = Ena$ flag. $0 = Ena$ flag. $0 = Ena$ flag. $0 = Ena$ flag. $0 = Enableag. 0 = Enable$	able ; $1 = Dis$ able ; $1 = Dis$ e ; $1 = Dis$ e ; $1 = Dis$ ble ; $1 = Dis$	sable sable sable sable sable ble ble able able able able able		
property										
R = Read	able bit	W =	= Writable bit	L	l = unimplen	nented bit				

### property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

FS98022

#### Register PMD2H at address 30H

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PMD2H				PMD2[1	5:8]			
	Bit7							Bit0
Register PI	MD2L at addr	ess 31H						
property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PMD2L				PMD2[	7:0]			
	Bit7		7					Bit0
Bit 15-0	PMD2[15:0]	: PDM Modu	le Data outpi	ut Control Reg	jister			

PMD2[15] = PDM15 (PDM CLK/21)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD2[14] = PDM14 (PDM CLK/22)Signal Combination enable flag. 0 = Enable : 1 = Disable PMD2[13] = PDM13 (PDM CLK/23)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD2[12] = PDM12 (PDM CLK/24)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD2[11] = PDM11 (PDM CLK/25)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD2[10] = PDM10 (PDM CLK/26)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD2[9] = PDM9 (PDM CLK/27)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD2[8] = PDM8 (PDM CLK/28)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD2[7] = PDM7 (PDM CLK/29)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD2[6] = PDM6 (PDM CLK/210)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD2[5] = PDM5 (PDM CLK/211)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD2[4] = PDM4 (PDM CLK/212)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD2[3] = PDM3 (PDM CLK/213)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD2[2] = PDM2 (PDM CLK/214)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD2[1] = PDM1 (PDM CLK/215)Signal Combination enable flag. 0 = Enable ; 1 = Disable PMD2[0] = PDM0 (PDM CLK/216)Signal Combination enable flag. 0 = Enable ; 1 = Disable

# Register PMCON at address 36H

property	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0			
PMCON				PDMEN			PMCS[2:0]				
	Bit7							Bit0			
Bit 4	PDMEN: PD	M Module e	enable flag (l	Please refer t	o Chapter 8	for details)					
	1 = PDM Module is enabled, GPIO Port 2 bit 2 could be defined as PDM output.										
	0 = PDM Module is disabled, GPIO Port 2 bit 2 could be defined as GPIO.										
Bit 2-0	PMCS[2:0]: PDM CLK frequency Selector										
	111 = PDM CLK frequency is as MCK/128										
	110 = PDM	CLK frequer	ncy is as MC	:K/64							
	101 = PDM	CLK frequer	ncy is as MC	CK/32							
	100 = PDM	CLK frequer	ncy is as MC	K/16							
	011 = PDM	CLK frequer	ncy is as MC	K/8							
	010 = PDM	CLK frequer	ncy is as MC	:К/4							
	001 = PDM	CLK frequer	ncy is as MC	:к/2							
	000 = PDM	CLK frequer	ncy is the sa	me as MCK							

# property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

### Table 8-2 PMD register table

Address	Name	Detail on Chapter	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14H	MCK	5	M7_CK	M6_CK	M5_CK		M3_CK	M2_CK	M1_CK	M0_CK	0000000
25H	PT2EN	7		PT2EN [7:0]						0000000	
27H	PT2MR	7.2/7.5/8				PM1E N	-	-	_	-	0000000
30H	PMD1H	8				PMD1	[15:8]				0000000
31H	PMD1L	8		PMD1[7:0]			0000000				
36H	PMCON	8				PDME N		F	PMCS[2:0	]	0000000

#### **PDM Operation**

- 1. Setup M0\_CK, M3\_CK to decide the MCK.(Please refer to Section 5.1 for detailed instruction for setup)
- 2. Set PDMEN to enable the PDM Module.
- 3. Setup PMCS[2:0] to decide the PDM CLK frequency.
- 4. Setup PMD1[15:0] to decide the PDM output signal.
- 5. Set PT2EN[2] to assign the PT2[2] to be an output port.
- 6. Set PM1EN to assign the PT2[2] to be PDM Module output.

Table 8-3 PDM CLK selection table

PWCS	PDM CLK frequency				
000	МСК				
001	MCK/2				
010	MCK/4				
011	MCK/8				
100	MCK/16				
101	MCK/32				
110	MCK/64				
111	MCK/128				

# 9. I2C Module (slave mode only)

FS98O22 embeds a slave mode I2C module. The two pins, SCL and SDA, are used to perform the I2C system. The pin SCL is assigned to be the clock pin, and the pin SDA is assigned to be the data pin in the I2C module. In an I2C system, there are master side and slave side. Master side would send the clock, slave ID and the commands to slave side. One master could connect to several slave sides with different IDs. First of all, the slave side would check if the ID sent by master side is the same as itself. If the ID matched, slave side would check the following bit from master. If the bit was high, it means that master side want to transfer some data or command to slave, so slave side should sent back an acknowledgement signal and then receive the data from slave side, so slave side should sent back an acknowledgement signal and then transmit the data back. (Please see Figure 9-1)



In the I2C module embedded in FS98O22, there are 5 register flags shown in following figure. The SCL and SDA signal is connected to I2CSR and the Start and stop bit detector. The I2CSR is assigned to be the data buffer. When some signal is sent from master, the Start and stop bit detector will respond to the situation, and the Match detector will determine if the input data is matched with the slave ID. If it matches the ID, the user should send back the acknowledgement (data high) to respond to the master side. No matter whether the I2C module sends the data or receives the data, the I2CBUF is assigned to be the buffer. When the module receives the data, the data signals will be stored in the I2CSR, and send the whole data to I2CBUF after the data is sent completely.

FS98022



Figure 9-2 I2C module function block



# Table 9-1 I2C module register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
57H	I2CCON	9	WCOL	I2COV	<b>I2CEN</b>	CKP					0001uuuu
58H	I2CSTA	9			DA	Р	s	RW		BF	uu0000u0
59H	I2CADD	9		I2CADD [7:0]			0000000				
5AH	I2CBUF	9				12CBL	JF [7:0]		I2CBUF [7:0]		

### Register I2CCON at address 57H

property	R/W-0	R/W-0	R/W-0	R/W-1	U-X	U-X	U-X	U-X
I2CCON	WCOL	I2COV	I2CEN	СКР				
	Bit7				C			Bit0
					0			

Bit 7	WCOL: Write collision detector register flag.
	1 = The I2CBUF register is written while it is still transmitting the previous data.
	0 = No write collision is happened. This register should be clear in software.
Bit 6	I2COV: Receive overflow detector register flag
	1 = A byte is received while theI2CBUF is still holding the previous data.
	0 = No receive overflow is happened. This register should be clear in software
Bit 5	I2CEN: I2C module enable flag
	1 = I2C module is enabled.
	0 = I2C module is disabled.
Bit 4	CKP: SCK signal control register
	1 = SCK pin is enabled.
	0 = SCK pin is disabled and hold to low.

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown



# Register I2CSTA at address 58H

property	U-X	U-X	R/W-0	R/W-0	R/W-0	R/W-0	U-X	R/W-0
I2CSTA			DA	Р	S	RW		BF
	Bit7							Bit0
Bit 5	DA: Data / A	Address bit r	egister flag.					
	1 = The last	received by	te is data.					
	0 = The last	received by	te is address	i.				
Bit 4	P: Stop bit r	egister flag						
	1 = A stop b	it is detected	d.					
	0 = No stop	bit is detect	ed. When the	e I2C module	is disabled,	this bit would	l be clear.	
Bit 3	S: Start bit r	egister flag						
	1 = A start b	it is detected	d.					
	0 = No start	bit is detect	ed. When the	e I2C module	is disabled,	this bit would	l be clear.	
Bit 2	RW: Read /	Write regist	er flag					
	1 = Read co	ommand is d	etected.			C		
	0 = Write co	mmand is d	etected.					
Bit 0	BF: I2CBUF	full register	flag.					
	1 = I2CBUF	is full. The u	user could ge	et data from l	2CBUF regis	ter.		
	0 = I2CBUF	is empty.						

Register I2CADD at address 59H

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
I2CADD				I2CADI	D [7:0]			
	Bit7			0				Bit0

Bit 7-0 I2CADD[7:0]: I2C module slave mode ID buffer register.

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power Reset	On '1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown



# Register I2CBUF at address 5AH

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
I2CBUF				I2CBUF	[7:0]			
	Bit7							Bit0
Bit 7-0	12CBUF[7:0]:	2C module	Data buffer r	egister.				
						0		
				•				
		$\wedge$			$\sim$			
Property							$\mathcal{O}$	
R = Read	lable bit	W =	Writable bit	: U	I = unimpler	mented bit		
- n = Val Reset	ue at Power	On '1' =	Bit is Set	ť	)' = Bit is Cle	eared	X = unknowr	Bit is
						)		]
				60				
		*		5				

# Fortil

#### Table 9-2 I2C register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
06H	INTF	3/6/7/9/10/11					I2CIF	-	-		00000000
07H	INTE	3/6/7/9/10/11	GIE				I2CIE				00000000
37H	PT2OCB	9				PT2OC	2[4:3]				นนน11นนน
57H	I2CCON	9	WCOL	I2COV	I2CEN	CKP					0001uuuu
58H	I2CSTA	9			DA	Р	S	RW		BF	uu0000u0
59H	I2CADD	9		I2CADD [7:0]						00000000	
5AH	I2CBUF	9				I2CBUF [	7:0]				00000000

#### I2C data receive operation: (master to slave)

- Configure SCL and SDA pins as open-drain through the PTOCB[4:3] 1.
- Set I2CEN register flag to enable the I2C module. 2.
- 3. Clear I2CIF to reset the I2C interrupt.
- 4. Set I2CIE and GIE to enable the I2C interrupt.
- 5. Wait for the interrupt.
- 6. When the I2C master device sends data to slave side, the data (ID) transmitted from the master device will be sent to I2CBUF, and the BF register flag will be set.
- 7. If the RW register flag is set, the I2C module will enter the receive mode.
- The acknowledgement signal will be sent automatically and an interrupt will occur. 8.
- 9. Clear the I2CIF and reset the interrupt to wait for the interrupt happened again.
- When an interrupt occurs, read the I2CBUF for receiving the data transmitted from master side. The 10. acknowledgement signal will be sent automatically.
- 11. If the user doesn't read the data from I2CBUF, the BF register flag will be held high. When the data is sent to slave again, the I2COV register flag will be set, and the interrupt will NOT happen.

I2CV is Bound ICRU Strengther For Reception	is	
I2COV (I2CCON-65-)		
BF (LCSTAdb)		
Cleared in software		Bus Master terminates transfer
		<u> </u>
SCL 5 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7	9\9\	Р
$SDA \qquad \begin{array}{ c c c c c c c c c c c c c c c c c c c$		

I2C Waveforms for Reception

Figure 9-3 I2C waveform for reception

### I2C data transmit operation:

- 1. Configure SCL and SDA pins as open-drain through the PTOCB[4:3].
- 2. Set I2CEN register flag to enable the I2C module.
- 3. Clear I2CIF to reset the I2C interrupt.
- 4. Set I2CIE and GIE to enable the I2C interrupt.
- 5. Wait for the interrupt.
- 6. When the I2C master device sends data to slave side, the data (ID) transmitted from the master device will be sent to I2CBUF, and the BF register flag will be set.
- 7. If the RW register flag is clear, the I2C module will enter the transmit mode.
- 8. The acknowledgement signal will be sent automatically and the interrupt will happen.
- 9. Set the CKP register flag to hold the SCK to low, and then write the data, which is ready to send to master side, to I2CBUF.
- 10. Clear the I2CIF and reset the interrupt to wait for the interrupt to happen again.

- 11. Clear the CKP register flag to enable the SCK pin. The master side will start to get the data.
- 12. When interrupt happen, the master side has already finished the transmission, the acknowledgement has been sent back to salve side, and the BF register flag has been clear.

Receiving Adduess RW   SDA A7 A6 A5 A4 A3 A2 A1		Transmitting Data 6 <u>D5</u> <u>D4</u> <u>D3</u> <u>D2</u> <u>D1</u> <u>D</u> 0	
SCL S Data in sampled	9 SCL total free whath CPU	4 5 6 7 8	9 9 P
LCTF(INTF⊲>)	ersponst to 12CIP		
BF (12CSTA<0>)		essed in software CBUF is written in software	
12COV (12CCON<6>)		IUF is read	
I2C Wa	veforms for Transmissi	on	
Figure 9-4	I2C waveforms for transm	nission	
70,			

### **10. Analog Function Network**

Please see Figure 10-1. FS98O22 Analog Function Network has 2 main functions: Low Noise OP Amplifier (OPAMP) and Sigma Delta Analog to Digital Converter (ADC). OPAMP is used to amplify the input analog signal for ADC. ADC is used to convert the analog signal to digital signal.

The OPAMP has 2 input ports as inverting side and non-inverting side. Users could setup SOP1P[2:0] and SOP1N[1:0] to choose the input signals. S\_CH1CK[1:0] and OP1EN register flags are used to control OPAMP and OP1O is the OPAMP output port. The detailed operations will be described in Section 10.2.

The embedded ADC contains *sigma delta modulator* and *digital comb filter*. It is a fully differential input system. User could give 2 signals for differential reference and 2 signals for differential input. ADC will convert the ratio of differential input to differential reference to 14-bit digital output. The related control instructions will be illustrated in Section 10.1.



Figure 10-1 FS98O22 analog function network

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
06H	INTF	3/6/7/9/10/11						ADIF	-	-	0000000
07H	INTE	3/6/7/9/10/11	GIE					ADIE	-		00000000
10H	ADOH	10/11	ADO [15:8] 0000000				0000000				
11H	ADOL	10/11	ADO [7:0]		00000000						
12H	ADOLL	10/11			Extra	a ADC o	utput regis	ster			00000000
13H	ADCON	10/11					ADRST	A	ADM [2:0	)]	uuuu0000
15H	PCK	4/5/7.5/10					S_CH1C	K [1:0]			00000000
18H	NETA	10/11	SINL	.[1:0]		SINH[2	:0]	0	SFTA[2:0	)]	00000000
19H	NETB	10/11			SOP	IN[1:0]	SVRL	[1:0]	SVR	H[1:0]	00000000
1AH	NETC	10/11	SREFO				ADG[	1:0]	ADEN	AZ	00000000
1BH	NETD	10/11					OP1EN	S	OP1P[2:	0]	00000000

# Table 10-1 analog function network register table

# Register ADOH at address 10H

Property	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
ADOH				ADO [1	5:8]				
	Bit7							Bit0	
Register Al	DOL at addres	ss 11H							
property	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
ADOL			7	ADO [7	':0]	C			
	Bit7					5		Bit0	
Bit 15-0	ADO [15:0]:	ADC Digital	Output						
	ADO[15] = A	DC Digital O	utput sign bi	t. 0 = Output	is positive;	1 = Output is	negative.		
	ADO[14] = A	DC Digital O	utput sign bi	t. 0 = Output	is positive;	1 = Output is	negative.		
	ADO[13] = A	DC Digital O	utput Data b	it 13.					
	ADO[12] = A	DC Digital O	utput Data b	it 12.					
	ADO[11] = A	DC Digital O	utput Data b	it 11.					
	ADO[10] = A	DC Digital O	utput Data b	it 10.					
	ADO[9] = AD	DC Digital Ou	tput Data bit	9.					
	ADO[8] = AD	DC Digital Ou	tput Data bit	8.					
	ADO[7] = AD	DC Digital Ou	tput Data bit	7.					
	ADO[6] = AD	DC Digital Ou	tput Data bit	6.					
	ADO[5] = AD	DC Digital Ou	tput Data bit	5.					
	ADO[4] = AD	DC Digital Ou	tput Data bit	4.					
	ADO[3] = AD	DC Digital Ou	tput Data bit	3.					
	ADO[2] = AD	DC Digital Ou	tput Data bit	2.					
	ADO[1] = AD	DC Digital Ou	tput Data bit	1.					
	ADO[0] = AD	DC Digital Ou	tput Data bit	0.					
Property									

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown



# Register ADOLL at address 12H

property	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
ADOLL			Ex	ctra ADC o	output regist	er		
	Bit7							Bit0
Users coul	d take the val	lue of 3 regis	sters, ADOH, A	ADOL and a	ADOLL as 24	4 bits ADC ou	utput.	
Register A	DCON at add	ress 13H		$\mathbf{N}$				
property	U-X	U-X	U-X	U-X	R/W-0	R/W-0	R/W-0	R/W-0
ADCON					ADRST	6	ADM [2:0]	
	Bit7							Bit0
				4	• V			
Bit 3	ADRST: AD	C comb filte	r enable regis	ter (Please	e refer to Sec	tion 10.1 for	detail)	
	1 = ADC cor	mb filter is er	nabled, ADC o	could work	correctly.			
	0 = ADC cor	mb filter is di	sabled, ADC	digital outp	ut will be zer	ю.		
Bit 2-0	ADM [2:0]:	ADC output	rate selector					
	111 = ADC o	output rate is	ADCF/8000 <sup>2</sup>	4				
	110 = ADC (	output rate is	ADCF/8000					
	101 = ADC	output rate is	s ADCF/4000					
	100 = ADC	output rate is	s ADCF/2000					
	011 = ADC 0	output rate is	ADCF/1000					
	010 = ADC	output rate is	ADCF/500		7			
	001 = ADC	output rate is	ADCF/250					
	000 = ADC	output rate is	s ADCF/125					
				7				
property								
R = Read	adle dit	W	= Writable bit		U = unimple	mented bit		
- n = Va Reset	alue at Pow	er On '1'	= Bit is Set		'0' = Bit is C	leared	X = Bit is	unknown
		$\frown$						

 $<sup>\</sup>overline{^{24}}$  Please refer to Section 5.3 for ADCF information.



#### Register PCK at address 15H

property	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0
РСК					S_CH10	CK [1:0]		
	Bit7		•		•			Bit0

### Bit 3-2 **S\_CH1CK [1:0]**: OPAMP Control Register (Please refer to Section 10.2)

11 = The OPAMP Chopper mode is enabled, and the Chopper frequency is CLK/1000

- 10 = The OPAMP Chopper mode is enabled, and the Chopper frequency is CLK/500
- 01 = The OPAMP Chopper mode is disabled. OPAMP input operation mode is set to be "-Offset".
- 00 = The OPAMP Chopper mode is disabled. OPAMP input operation mode is set to be "+Offset".

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown



# Register NETA at address 18H

property	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NETA	SINL	_[1:0]		SINH[2:0]			SFTA[2:0]	
	Bit7							Bit0
Bit 7-6	SINL[1:0]: A	ADC negative	input port si	ignal multiple	exer (Please )	refer to Sect	ion 10.1)	
	 11 = The AD	C negative ir	nput port is c	connected to	TEMPL. (Ple	ase refer to	Section 4.6)	
	10 = The AD	DC negative i	nput port is o	connected to	AIN3 (PT1[3]	]).		
	01 = The AD	DC negative i	nput port is c	connected to	AIN2 (PT1[2]	]).		
	00 = The AD	DC negative i	nput port is o	connected to	AIN1 (PT1[1]	]).		
Bit 5-3	SINH[2:0]:	Embedded A	DC Low Pas	ss Filter inpu	t port signal	multiplexer	(Please refe	r to Section
10.1)								
		DC Low Pase				•	eter to Secti	on 4.4)
		DC Low Pas	•			• • •		
		DC Low Pas					rofor to Co	tion ( G)
		DC Low Pas	-					
input).	orr – me A	ADC Low Pas	s riitei ilipu	t port is com		L (ADC Tele		ge negative
	010 = The A	ADC Low Pas	s Filter inpu	t port is con	nected to VR	H (ADC refe	erenced volta	age positive
input).								
		DC Low Pas					•	input port)
		DC Low Pas		•			output port).	
Bit 2		TIN and FTB	,			ble flag)		
		d FTB is sho						
		d FTB is ope						
Bit 1-0		ADC positive			,		tion 10.1)	
		C positive in			• • •			
		DC positive in						0
		DC positive in						
	00 = 1 ne AL	DC positive in	put port is co	onnected to I	- I B (F I IN OL	itput signal a	atter Low Pa	ss filter).
Dueneutre								
Property								

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Re	eset '1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown



# Register NETB at address 19H

property	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
NETB			SOP1N[1:0]		SOP1N[1:0] SVRL[1:0]		.[1:0]	SVRH[1:0]	
	Bit7							Bit0	
Bit 5-4	SOP1N[1:0]	]: OPAMP ir	nverting input	t port signal r	nultiplexer (P	lease refer to	o Section 10	.2)	
	11 = The OF	PAMP invert	ing input por	t is connecte	d to AIN6 (P1	[1[3]).			
	10 = The Of	PAMP invert	ting input por	t is connecte	d to AIN5 (P1	Г1[5]).			
	01 = The Of	PAMP invert	ting input por	t is connecte	d to AIN4 (P1	Г1[4]).			
	00 = The Of	PAMP inver	ting input por	t is connecte	d to OP1O (0	OPAMP output	ut port).		
Bit 3-2 10.1)	SVRL[1:0]:	ADC refere	ence voltage	negative inp	ut port signal	multiplexer	(Please refe	r to Section	
	11 = The AD	DC negative	referenced in	nput port is c	onnected to	VR2P (1/5 RI	EFO <sup>25</sup> ).		
	10 = The AE	DC negative	referenced i	nput port is c	connected to	AIN2 (PT1[2]	).		
	01 = The AD	DC negative	referenced i	nput port is c	connected to	AIN1 (PT1[1]	).		
	00 = The AD	DC negative	referenced i	nput port is c	onnected to	AGND (Pleas	se refer to Se	ection 4.4).	
Bit 1-0 10.1)	SVRH[1:0]:	ADC refere	ence voltage	positive inpu	ut port signal	multiplexer	(Please refe	r to Section	
	11 = The AD	DC negative	referenced in	nput port is c	onnected to	VR2P (1/5 RI	EFO).		
	10 = The AE	DC negative	referenced i	nput port is c	onnected to	VR1P (2/5 R	EFO).		
	01 = The AD	DC negative	referenced i	nput port is o	anneated to	AIN3 (PT1[3]	).		
					connected to I		/		

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Rese	et '1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

<sup>&</sup>lt;sup>25</sup> Please refer to Section 4.6 for REFO detailed information



# Register NETC at address 1AH

property	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
NETC	SREFO				ADG	[1:0]	ADEN	AZ	
	Bit7							Bit0	
Bit 7	SREFO: Inter	rnal Referen	ce Voltage	enable flag.	(Please refer	to Section 1	0.1)		
	1 = Internal F	Reference Vo	oltage is ena	abled. VR1P	= 2/5 REFO	, VR2P = 1/5	REFO		
	0 = Internal F	Reference Vo	oltage is disa	abled. VR1F	and VR2P a	are floating.			
Bit 3-2	ADG[1:0]: Ini	ternal ADC i	nput gain. (I	Please refer	to Section 1	0.1)			
	11 = Internal	ADC input g	ain is 7/3						
	10 = Internal	ADC input g	ain is 2						
	01 = Internal	ADC input g	ain is 1						
	00 = Internal	ADC input g	ain is 2/3						
Bit 1	ADEN: ADC	enable flag.	(Please refe	er to Section	10.1)				
	1 = ADC is er	nabled.							
	0 = ADC is di	sabled.							
Bit 0	AZ: ADC diffe	erential inpu	t ports short	controller. (	Please refer	to Section 10	).1)		
	1 = ADC diffe	erential input	ports are sh	nort and bot	h connect to	INL <sup>26</sup> (SINL	output).		
	0 = ADC diffe	erential input	ports are N	OT short. Th	ne 2 ports co	nnect to INH	and INL.		

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

<sup>&</sup>lt;sup>26</sup> That means the ADC input differential voltage is zero. ADC output should be zero counts. User could measure ADC offset counts when the AZ register flag is set.

# Register NETD at address 1BH

property	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
NETD					OP1EN	S	SOP1P[2:0]				
	Bit7							Bit0			
Bit 3	OP1EN: O	PAMP ena	ble flag. (Pl	ease refer	to Section 1	0.2)					
	1 = OPAM	⊃ is enable	d.								
	0 = OPAMP is disabled.										
Bit 2-0 10.2)	SOP1P[2:0	<b>COP1P[2:0]</b> : OPAMP non-inverting input port signal multiplexer (Please refer to Section 11 = The OPAMP non-inverting input port is connected to AIN7 (PT1[7])									
	111 = The 0	<b>SOP1P[2:0]</b> : OPAMP non-inverting input port signal multiplexer (Please refer to Section 111 = The OPAMP non-inverting input port is connected to AIN7 (PT1[7])									
	<ul><li>111 = The OPAMP non-inverting input port is connected to AIN7 (PT1[7])</li><li>110 = The OPAMP non-inverting input port is connected to AIN6 (PT1[6])</li></ul>										
	101 = The	OPAMP no	on-inverting	input port	is connected	d to AIN5 (P	T1[5]).				
	100 = The	OPAMP no	on-inverting	input port	is connected	d to AIN4 (P	T1[4]).				
	011 = The	OPAMP no	on-inverting	input port	is connected	d to AIN3 (P	T1[3]).				
	010 = The	OPAMP no	on-inverting	input port	is connected	d to AIN2 (P	T1[2]).				
	001 = The	OPAMP no	on-inverting	input port	is connected	d to AIN1 (P	T1[1]).				
	000 = The	OPAMP no	on-inverting	input port	is connected	d to AIN0 (P	T1[0]).				

# Property

R = Readable bit	W = Writable bit	U = unimplemented bit				
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X unł	= know	Bit n	is
### 10.1. Analog to Digital Converter (ADC) :

Please see Figure 10-2. ADC Module contains 3 main functions – Low Pass Filter, Sigma Delta Modulator and Comb Filter. Before doing the AD conversion, User could reduce the low frequency noise by the embedded Low Pass Filter. The SINH[2:0] register flags are used to choose the input signal. SFTA[2] flag is used to enable the Filter. Sigma Delta Modulator and Comb Filter are used to complete the AD Converter. First of all the Modulator will output serial bits to show the ratio of the difference between INH and INL to the difference between VRH and VRL. For example, if the ratio of VRH and VRL to INH and INL is 7/10, the output bit series will be 7 'bit1' every 10 bits in average. Comb Filter is used to increase the SNR(signal-noise ratio) and the real ADC output, ADO, will be 14-bit precision in FS98022.



Figure 10-2 FS98O22 ADC function block



### Table 10-2 ADC function register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
06H	INTF	3/6/7/9/10/1 1						ADIF			0000000
07H	INTE	3/6/7/9/10/1 1	GIE					ADIE			0000000
10H	ADOH	10/11				ADO	[15:8]				00000000
11H	ADOL	10/11				ADC	[7:0]				00000000
13H	ADCON	10/11					ADRST		ADM [2:0]	]	uuuu0000
14H	MCK	5				ł			M1_CK		00000000
18H	NETA	10/11	SINL	[1:0]		SINH[2:0	0]		SFTA[2:0]	]	00000000
19H	NETB	10/11				-	SVRL	.[1:0]	SVRH	I[1:0]	00000000
1AH	NETC	10/11	SREFO				ADG	[1:0]	ADEN	AZ	00000000

### **ADC Operation**

- 1. Operate as in Section 4.1 to get the VGG (2 times VDD or external Power Supply).
- 2. Operate as in Section 4.2 to get the VDDA (3.6V)
- 3. Operate as in Section 4.3 to enable the Analog Bias Circuit
- 4. Set SINH[2:0] and SFTA[2:0] to decide the ADC positive input port signal.(Table 10-3, 10-4 and 10-5)

Table 10-3 FTIN selection table

SINH[2:0]	FTIN
000	OP10
001	OP1P
010	VRH
011	VRL
100	TEMPH
101	AIN5
110	AIN4
111	AGND

### Table 10-4 FTB selection table

SFTA[2]	FTB <sup>27</sup>
0	ADC Low Pass Filter is disabled
1	ADC Low Pass Filter is enabled

 $<sup>^{\</sup>rm 27}\,$  The input of ADC Low Pass Filter is FTIN, and the output is FTB

### Table 10-5 INH selection table

SFTA[1:0]	INH (ADC positive input port signal)
00	FTB
01	FTIN
10	AIN2
11	AIN3

5. Set SINL[1:0] to decide the ADC negative input port signal. (Table 10-6)

Table 10-6 INL	selection table
----------------	-----------------

SINL[1:0]	INL (ADC negative input port signal)
00	AIN1
01	AIN2
10	AIN3
11	TEMPL

6. Set ADG[1:0] to decide the ADC input gain. (Table 10-7)

### Table 10-7 ADG selection table

ADG[1:0]	ADC input gain
00	2/3
01	1
10	2
11	7/3

- 7. Set SREFO register flag to enable the VR1P and VR2P if needed. (VR1P = 2/5 REFO, VR2P = 1/5 REFO)
- 8. Set SVRH[1:0] to decide the ADC reference voltage positive input port signal. (Table 10-8)

#### Table 10-8 VRH selection table

SVRH[1:0]	VRH (ADC reference voltage positive input)
00	AIN0
01	AIN3
10	VR1P
11	VR2P

9. Set SVRL[1:0] to decide the ADC reference voltage negative input port signal. (Table 10-9)

Table 10-9 SVRL	selection table
-----------------	-----------------

SVRL[1:0]	VRL (ADC reference voltage negative input)
00	AGND
01	AIN1
10	AIN2
11	VR2P

### 10. Set ADM[2:0] to decide the ADC output rate. (Table 10-10 and 10-11)

ADM[2:0]	ADC Output Rate
000	ADCF/125
001	ADCF/250
010	ADCF/500
011	ADCF/1000
100	ADCF/2000
101	ADCF/4000
110	ADCF/8000
111	ADCF/8000

Table 10-10 ADC output rate selection table

Table 10-11 ADC sample frequency selection table

M1_CK	ADC sample Frequency (ADCF)
0	MCK/25
1	MCK/50

- 11. Set ADIE and GIE register flags to enable the ADC interrupt
- 12. Set ADEN register flag, the embedded  $\Sigma$ - $\Delta$  modulator will be enabled.
- 13. Set ADRST register flag, the comb filter will be enabled.
- 14. When the ADC interrupt happen, read the ADO[15:0] to get the ADC output.(ADO[15:14] are signed bits)
- 15. Set AZ register flag to make the ADC positive and negative input port be internally short. Read the ADO[15:0] to get the ADC offset (The ADO should be zero if the offset is zero)
- 16. Clear AZ register flag to make the ADC work normally.

### 10.2. OPAMP : OP1

Table 10-12 FS98O22 OPAMP register table

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
15H	PCK	4/5/7.5/10					S_CH1C	CK [1:0]			0000000
19H	NETB	10/11			SOP1	N[1:0]					0000000
1BH	NETD	10/11					OP1EN SO		P1EN SOP1P[2:0]		0000000

**OPAMP** Operation

1. Set SOP1P[2:0] to decide the OPAMP non-inverting input port signal. (Table 10-13)

SOP1P[2:0]	OP1P (OPAMP non-inverting input)
000	AINO
001	AIN1
010	AIN2
011	AIN3
100	AIN4
101	AIN5
110	AIN6
111	AIN7

2. Set SOP1N[1:0] to decide the OPAMP inverting input port signal. (Table 10-14)

Table 10-14 OP1N selection table

SOP1N[1:0]	OP1N (OPAMP inverting input)
00	OP10
01	AIN4
10	AIN5
11	AIN6

3. Set S\_CH1CK[1:0] to decide the OPAMP chopper mode.(Please see Section 3.6 for details)

S_CH1CK[1:0]	OPAMP chopper mode (input operation)			
00	+Offset			
01	-Offset			
10	CLK/500 chopper frequency			
11	CLK/1000 chopper frequency			

## Table 10-15 chopper mode selection table

4. Set OP1EN to enable the OPAMP.

# 11. ADC Application Guide

The ADC used in FS98O22 is a  $\Sigma$ - $\Delta$  ADC with fully differential inputs and fully differential reference voltage inputs. Its maximum output is ±15625. The conversion equation is as follows:

$$Dout = 15625 * G * \frac{VIH - VIL + Vio}{VRH - VRL + Vro}$$

- G is ADC input gain. (refer to Section 10.1 ADC operation step 6)
- VIH is ADC's positive input voltage
- VIL is ADC's negative input voltage
- Vio is ADC's offset on the input terminals (Vio could be measured by using AZ register flag. See Section 11.4)
- VRH is the voltage at the positive input of Reference Voltage
- VRL is the voltage at the negative input of Reference Voltage
- Vro is the offset on the input terminals of Reference Voltage (Generally speaking, Vro could be ignored)
- The value (VRH-VRL+Vro) should be positive.
- When G \* (VIH-VIL+Vio) / (VRH-VRL+Vro) ≥ 1, Dout=15625
- When  $G * (VIH-VIL+Vio) / (VRH-VRL+Vro) \le -1$ , Dout=-15625

#### 11.1. ADC Output Format

CPU can read ADO[14:0] as ADC's 15-bit output. Note that the output is in 2's complement format. The 14<sup>th</sup> bit of ADO[14:0] is sign bit. When the sign bit is cleared, the ADC output denotes a positive number, When the sign bit is set, the ADC output denotes a negative number.

#### Example:

ADO[15:0] = 0X257FH, then Dout = 9599.

ADO[15:0] = 0XE2F7H, then Dout = - (not (E2F7H) +1) = -7433.

#### 11.2. ADC Linear Range

ADC is close to saturation when G \* (VIH-VIL+Vio) / (VRH-VRL+Vro) is close to  $\pm 1$ , and has good linearity in the range of  $\pm 0.95$ .

#### 11.3. ADC Output Rate and Settling Time

ADC output is the results of sigma delta modulator and the comb filter. The analog input signal needs to be sampled  $N^{28}$  times and processed by the ADC and then the user could get one digital output. Generally speaking, the more times ADC samples the analog input signal, the more precise the digital output is.

When the user decides the sampling frequency and sampling counts, and then enables the ADC module, ADC module will send out a 15-bit signed digital output data every sampling N times and trigger the ADC interrupt.

In fact, every ADC output includes previous 2\*N times sampling results. Generally speaking, if ADC inputs, reference voltage, ADG, AZ are switched, the previous two ADC digital outputs are normally unstable ones, the third output and beyond are stable.

### 11.4. ADC Input Offset

ADC Input Offset Vio is NOT a constant. It drifts with *temperature* and *common mode voltage* at the inputs.

<sup>&</sup>lt;sup>28</sup> 'N times' could be decided by setting ADM register flag (Please refer to Section 10.1). FS98O22 ADC sampling frequency is decided by M1\_CK( Please refer to Section 5.3).

To get a correct ADC result, Doff(ADC input offset digital output) should be deducted from the Dout. The instruction is as follows:

- 1. Set AZ bit, and VIH and VIL will short. Dout will be 15625 \*G \* (Vio) / (VRH-VRL+Vro). It's called Doff.
- 2. Save Doff in memory, and then Clear AZ bit to restart the ADC module.
- 3. Pass the first 2 ADC interrupts for ignoring the unstable ADC result.
- 4. When measuring analog signal, Doff should be deducted.

### 11.5. ADC Digital Output

The ADC digital output deducted by Doff is **ADC Gain**. The ADC Gain doesn't change as VDD changes. The suggested values for common mode voltages at ADC input and reference voltage are 1V~2V.

ADC input gain could be set by ADG[1:0] register flag. Please see Section 10.1 for detail.

#### 11.6. ADC Resolution

ADC resolution is mainly affected by the ADC sampling counts and the ADC reference voltage. Generally speaking, the more times ADC samples the analog input signal, the more precise the digital output is. The ADC sampling counts could be decided by ADM[2:0] register flag. The ADC digital output rolling counts versus ADM[2:0] and Reference voltage table are shown as follows:

• (VRH, VRL) =0.4V, (VIH, VIL) =0.2V, VRL=VIL=AGND. G=1

ADM	000	001	010	011	100	101	110
Rolling counts	10	6	4	3	3	2	1

• (VRH, VRL) =VR, (VIH, VIL) =1/2 VR, VRL=VIL=AGND. G=1 ADM=101

VR	0.05	0.1	0.2	0.3	0.4	0.6	0.8	1.0
Rolling counts	31	15	5	3	2	2	4	9

#### Table 11-2 ADC rolling counts versus VR

### 12. Low Noise Operation Amplifier Guide

The input noise of CMOS OPAMP is generally much larger than the one of a Bipolar OPAMP. Moreover, the flick noise (1/f noise) of CMOS is a killer for low frequency small signal measurement. But the need for input bias current in Bipolar OPAMP causes that some transducers can not be used. In general, bipolar process is not good for highly integrated Ics. FS98O22 use special CMOS low noise circuit design, and under normal conditions, the input noise is controlled under  $1\mu$ Vpp (0.1Hz~1Hz). FS98O22 is good for transducer applications because there is no need to consider input bias current.

Most of the input noise in CMOS OPAMP comes from input differential amplification. S\_CHCK can be set to switch the differential amplification: 00 for positive Offset Voltage, 01 for negative Offset voltage. When using one clock pulse to switch input differential amplification, that is called chopper mode. In general, chopper frequency is set between 1 kHz and 2 KHz.

Under chopper mode, the input noise peak-to-peak voltage in FS98O22 is less than 0.5µV (0.1Hz~1Hz). But an equivalent input current of less than 100pA is generated, due to the effect of switching.

#### 12.1. Single End Amplifier Application

Measurement of small signal usually takes consideration of the drifting of an OPAMP offset voltage. In the Figure below, the negative input is connected to AGND. It is also possible to measure the ADC's negative input and deduct this value; in order to correct the error caused by the Amplifier's offset voltage drifting. Because AGND provides current output in applications, AIN1 is used as negative input measurement point to avoid unnecessary voltage error.

OPAMP input offset is amplified by an amplifier then inputted to ADC. Too much amplification can cause OPAMP output move beyond ADC linear operation range. Hence, under normal conditions, OPAMP amplification should be less than 50 times.



Figure 12-1 single end amplifier application example

### 12.2. Differential Amplifier

Measurement of differential signal is often used in bridge sensor applications. As shown in the differential amplifier below, VS Pin is used as power input for bridge sensor, ADC reference voltage is also from VS Pin after voltage division. When there is a small change in VS, ADC output does not change. Connecting AIN2 to ADC negative input can adjust the zero point of bridge sensor. When starting chopper mode, the amplification should be less than 100 times.

Please see Figure 12-2 for example.





# 13. LCD Driver

FS98O22 embeds a LCD driver. The control signal are COM1~COM4 and SEG1~SEG12. The user could set the SEG register flags to drive a static or multiplexed LCD panel. FS98O22 LCD driver could drive up to 20 segments multiplexed with up to 4 commons. Please see Figure 13-1.



Figure 13-1 LCD driver control block

FS98O22 LCD driver has 4 kinds of control mode: static, 1/2 duty, 1/3 duty and 1/4 duty. The control mode depends on the LCD panel The user could setup LCD\_DUTY[1:0] register flags to choose one. Take a 1/4 duty control mode number LCD for example, if the user wants to show number 9 in LCD, the SEG 1 includes 4 commons as [1,0,1,1] and the SEG2 include 4 commons as [1,1,1,1]. Please see Figure 13-2.



Figure 13-2 LCD control mode

FS98022

The LCD frame frequency could be setup by setting the LCDCKS[1:0] register flags. FS98O22 divides the LCD Module input clock to get LCDCK. (Please see Table 13-1 and Table 13-2)

LCDCKS [1:0]	LCD frame frequency (LCDCK)
00	LCD Input clock Frequency/8
01	LCD Input clock Frequency/16
10	LCD Input clock Frequency/32
11	LCD Input clock Frequency/64

Table 13-1 LCD frame frequency selection table

Table 1	13-2 LCE	) duty	selection	table

LCD_DUTY [1:0]	DUTY [1:0] Control mode		SEG 1 – SEG12								
	mode	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0		
00	static	-	-	1	-						
01	1/2	-	-	COM2	COM1	-		COM2	COM1		
10	1/3	-	СОМЗ	COM2	COM1		СОМЗ	COM2	COM1		
11	1/4	COM4	СОМЗ	COM2	COM1	COM4	СОМЗ	COM2	COM1		

FS98022



Figure 13-3 LCD duty mode working cycle

FS98O22 LCD driver has 3 voltage bias ports, such as V1, V2 and V3, and 2 kinds of power mode: 1/3 bias and 1/2 bias. Please see the following description to setup the LCD power system.

• 1/3 bias power system (Please see Figure 13-4 and 13-5)



Figure 13-4 1/3 bias LCD power system circuit connection example



Figure 13-5 1/3 bias LCD power system clock

• 1/2 bias power system (Please see Figure 13-6 and 13-17)



Figure 13-6 1/2 bias LCD power system circuit connection example



Figure 13-7 1/2 bias LCD power system clock



			0								
Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
40H	LCD1	13		SEG	2 [3:0]			SEG	1 [3:0]		นนนนนนนน
41H	LCD2	13		SEG4 [3:0]				SEG	3 [3:0]		սսսսսսս
42H	LCD3	13		SEG6 [3:0]				SEG		սսսսսսս	
43H	LCD4	13	SEG8 [3:0]					SEG	սսսսսսս		
44H	LCD5	13		SEG	10 [3:0]			SEG		սսսսսսս	
45H	LCD6	13		SEG	12 [3:0]			SEG	11 [3:0]		սսսսսսս
46H	LCD7	13		SEG	14 [3:0]			SEG	13 [3:0]		սսսսսսս
47H	LCD8	13		SEG	16 [3:0]			SEG	15 [3:0]		սսսսսսս
48H	LCD9	13		SEG	18 [3:0]		-	SEG	17 [3:0]		սսսսսսս
49H	LCD10	13		SEG2	20 [3:0]			SEG	19 [3:0]		սսսսսսս
54H	LCDENR	13	LCDCK	(S [1:0]	LCDEN		LEVEL	LCD_D	UTY[1:0]	ENPMPL	00000000

### Table 13-3 FS98O22 LCD driver register table

Register LCD1 at address 40H

property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X		
LCD1		SEG2	[3:0]		SEG1 [3:0]					
	Bit7							Bit0		
Bit 7-4	SEG2[3]: LC	D driver cont	rol signal: S	EG2 with CO	OM4 data.		1			
	SEG2[2]: LC	D driver cont	rol signal: S	EG2 with CO	DM3 data.					
	SEG2[1]: LC	D driver cont	rol signal: S	EG2 with CO	DM2 data.					
	SEG2[0]: LC	SEG2[0]: LCD driver control signal: SEG2 with COM1 data.								
Bit 3-0	SEG1[3]: LC	D driver cont	rol signal: S	EG1 with CO	OM4 data.					

SEG1[1]: LCD driver control signal: SEG1 with COM2 data.

SEG1[2]: LCD driver control signal: SEG1 with COM3 data.

SEG1[0]: LCD driver control signal: SEG1 with COM1 data.

#### Property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown



## Register LCD2 at address 41H

property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	
LCD2		SEG4	[3:0]			SEG3	8 [3:0]		
	Bit7							Bit0	
Bit 7-4	SEG4[3]: LC	D driver con	itrol signal: S	EG4 with C	OM4 data.				
	SEG4[2]: LC	D driver con	trol signal: S	SEG4 with Co	OM3 data.				
	SEG4[1]: LC	D driver con	trol signal: S	SEG4 with Co	OM2 data.				
	SEG4[0]: LC	D driver con	trol signal: S	SEG4 with Co	OM1 data.				
Bit 3-0	SEG3[3]: LC	SEG3[3]: LCD driver control signal: SEG3 with COM4 data.							
	SEG3[2]: LC	D driver con	trol signal: S	SEG3 with Co	OM3 data.				
	SEG3[1]: LC		-						
	SEG3[0]: LC	D driver con	trol signal: S	SEG3 with Co	OM1 data.				
Register L0	CD3 at addres	s 42H							
property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	
LCD3		SEG	[3:0]			SEG	5 [3:0]		
LCD3	Bit7	SEG6	6 [3:0]			SEG	5 [3:0]	Bit0	
LCD3	Bit7	SEG	5 [3:0]	2	.0	SEG	5 [3:0]	Bit0	
			0	EG6 with C	DM4 data	SEG	5 [3:0]	Bit0	
LCD3 Bit 7-4	<b>SEG6[3]</b> : LC	D driver cor	trol signal: S			SEG	5 [3:0]	BitO	
	<b>SEG6[3]</b> : LC <b>SEG6[2]</b> : LC	D driver cor	ntrol signal: S	SEG6 with Co	OM3 data.	SEG	5 [3:0]	Bit0	
	<b>SEG6[3]</b> : LC	D driver cor D driver con D driver con	ntrol signal: S ntrol signal: S ntrol signal: S	EG6 with Co EG6 with Co	OM3 data. OM2 data.	SEG	5 [3:0]	Bit0	
	SEG6[3]: LC SEG6[2]: LC SEG6[1]: LC	D driver con D driver cor D driver cor D driver cor	ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S	SEG6 with CO SEG6 with CO SEG6 with CO	OM3 data. OM2 data. OM1 data.	SEG	5 [3:0]	BitO	
Bit 7-4	SEG6[3]: LC SEG6[2]: LC SEG6[1]: LC SEG6[0]: LC	D driver con D driver con D driver con D driver con D driver con	ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S	EG6 with C0 EG6 with C0 EG6 with C0 EG5 with C0	DM3 data. DM2 data. DM1 data. DM4 data.	SEG	5 [3:0]	BitO	
Bit 7-4	SEG6[3]: LC SEG6[2]: LC SEG6[1]: LC SEG6[0]: LC SEG5[3]: LC	D driver con D driver con D driver con D driver con D driver con D driver con	ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S	SEG6 with CO SEG6 with CO SEG6 with CO SEG5 with CO SEG5 with CO	DM3 data. DM2 data. DM1 data. DM4 data. DM3 data.	SEG	5 [3:0]	Bit0	
Bit 7-4	SEG6[3]: LC SEG6[2]: LC SEG6[1]: LC SEG6[0]: LC SEG5[3]: LC SEG5[2]: LC	D driver con D driver con D driver con D driver con D driver con D driver con D driver con	ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S	EG6 with C0 EG6 with C0 EG6 with C0 EG5 with C0 EG5 with C0 EG5 with C0	DM3 data. DM2 data. DM1 data. DM4 data. DM3 data. DM2 data.	SEG	5 [3:0]	BitO	
Bit 7-4	SEG6[3]: LC SEG6[2]: LC SEG6[1]: LC SEG6[0]: LC SEG5[3]: LC SEG5[2]: LC SEG5[1]: LC	D driver con D driver con D driver con D driver con D driver con D driver con D driver con	ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S	EG6 with C0 EG6 with C0 EG6 with C0 EG5 with C0 EG5 with C0 EG5 with C0	DM3 data. DM2 data. DM1 data. DM4 data. DM3 data. DM2 data.	SEG	5 [3:0]	BitO	
Bit 7-4	SEG6[3]: LC SEG6[2]: LC SEG6[1]: LC SEG6[0]: LC SEG5[3]: LC SEG5[2]: LC SEG5[1]: LC	D driver con D driver con D driver con D driver con D driver con D driver con D driver con	ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S	EG6 with C0 EG6 with C0 EG6 with C0 EG5 with C0 EG5 with C0 EG5 with C0	DM3 data. DM2 data. DM1 data. DM4 data. DM3 data. DM2 data.	SEG	5 [3:0]	BitO	
Bit 7-4	SEG6[3]: LC SEG6[2]: LC SEG6[1]: LC SEG6[0]: LC SEG5[3]: LC SEG5[2]: LC SEG5[1]: LC SEG5[0]: LC	D driver con D driver con	ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S ntrol signal: S	SEG6 with CO SEG6 with CO SEG5 with CO SEG5 with CO SEG5 with CO SEG5 with CO	DM3 data. DM2 data. DM1 data. DM4 data. DM3 data. DM2 data.		5 [3:0]	BitO	
Bit 7-4 Bit 3-0 Property R = Read	SEG6[3]: LC SEG6[2]: LC SEG6[1]: LC SEG6[0]: LC SEG5[3]: LC SEG5[2]: LC SEG5[1]: LC SEG5[0]: LC	D driver con D driver con	atrol signal: S atrol signal: S	SEG6 with CO SEG6 with CO SEG5 with CO SEG5 with CO SEG5 with CO SEG5 with CO	DM3 data. DM2 data. DM1 data. DM4 data. DM3 data. DM2 data. DM1 data.	nented bit		Bit0	

Reset

Š

# Register LCD4 at address 43H

property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X
LCD4		SEG	8 [3:0]			SEG7	[3:0]	
	Bit7							Bit0
Bit 7-4	SEG8[3]: LC	D driver cor	ntrol signal: S	EG8 with C	OM4 data.			
	SEG8[2]: LC	D driver cor	ntrol signal: S	EG8 with C	OM3 data.			
	SEG8[1]: LC	D driver cor	trol signal: S	SEG8 with C	OM2 data.			
	SEG8[0]: LC	D driver cor	trol signal: S	EG8 with C	OM1 data.			
Bit 3-0	SEG7[3]: LCD driver control signal: SEG7 with COM4 data.							
	SEG7[2]: LC	D driver cor	ntrol signal: S	SEG7 with C	OM3 data.			
	SEG7[1]: LC	D driver cor	trol signal: S	SEG7 with C	OM2 data.	1		
	SEG7[0]: LC	D driver cor	trol signal: S	SEG7 with C	OM1 data.			
Register L	CD5 at addres	s 44H						
property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X
LCD5		SEG1	0 [3:0]			SEG	9 [3:0]	
	Bit7				0			Bit0
Bit 7-4	SEG10[3]:	CD driver co	ontrol signal:	SEG10 with	COM4 data.			
					COM3 data.			
			-		COM2 data.			
			-		COM1 data.			
Bit 3-0	SEG9[3]: LC	D driver cor	ntrol signal: S	SEG9 with C	OM4 data.			
	SEG9[2]: LC	D driver cor	trol signal: S	EG9 with C	OM3 data.			
	SEG9[1]: LC	D driver cor	trol signal: S	SEG9 with C	OM2 data.			
	SEG9[0]: LC	D driver cor	trol signal: S	EG9 with C	OM1 data.			
Property								
<b>Property</b> R = Read	able bit		- Writable bit	: L	J = unimpler	nented bit		



## Register LCD6 at address 45H

property	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	R/W-X	
LCD6		SEG1	2 [3:0]		SEG11 [3:0]				
	Bit7							Bit0	

Bit 7-4	SEG12[3]: LCD driver control signal: SEG12 with COM4 data.
	SEG12[2]: LCD driver control signal: SEG12 with COM3 data.
	SEG12[1]: LCD driver control signal: SEG12 with COM2 data.
	SEG12[0]: LCD driver control signal: SEG12 with COM1 data.
Bit 3-0	SEG11[3]: LCD driver control signal: SEG11 with COM4 data.
	SEG11[2]: LCD driver control signal: SEG11 with COM3 data.
	SEG11[1]: LCD driver control signal: SEG11 with COM2 data.
	SEG11[0]: LCD driver control signal: SEG11 with COM1 data.

# Property

R = Readable bit		W = Writable bit		U = unimplemented bit	
- n = Value at Power Reset	On	'1' = Bit is Set	X	'0' = Bit is Cleared	X = Bit is unknown



## Register LCDENR at address 54H

property	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
LCDENR	LCDCK	(S [1:0]	LCDEN		LEVEL	LCD_D	JTY[1:0]	ENPMPL		
	Bit7							Bit0		
			_							
Bit 7-6	LCDCKS[1:0									
	11 = LCD frame frequency is assigned to be LCD input clock frequency/8									
	10 = LCD frame frequency is assigned to be LCD input clock frequency/16									
	01 = LCD frame frequency is assigned to be LCD input clock frequency/32 00 = LCD frame frequency is assigned to be LCD input clock frequency/64									
		-			) input clock	frequency/64	1			
Bit 5	LCDEN: LCD									
		1 = The LCD driver is enabled. LCD clock is started								
-	0 = The LCD driver is disabled. LCD clock is stopped									
Bit 3	LEVEL: LCD driver voltage bias selector.									
	0 = LCD drive	-								
	1 = LCD drive		•							
Bit 2-1	LCD_DUTY[1	_								
	11 = LCD driv									
	10 = LCD driv									
	01 = LCD driv					mode.				
	00 = LCD driv		, i i i							
Bit 0	ENPMPL: LC			-	ter flag					
	1 = LCD drive									
	0 = LCD drive	er charge pu	mp is disable	ed.						
Property				7.	•					

## Property

R = Readable bit	W = Writable bit	U = unimplemented bit	
- n = Value at Power On Reset	'1' = Bit is Set	'0' = Bit is Cleared	X = Bit is unknown

Address	Name	Referenced Section	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power on Reset
14H	MCK	5			M5_CK		M3_CK		M1_CK	M0_CK	00000000
40H	LCD1	13		SEG2	2 [3:0]			SEG	1 [3:0]		սսսսսսս
41H	LCD2	13		SEG4	4 [3:0]			SEG	3 [3:0]		иииииии
42H	LCD3	13		SEG	6 [3:0]			SEG	5 [3:0]		սսսսսսս
43H	LCD4	13		SEG8	3 [3:0]			SEG	7 [3:0]		սսսսսսս
44H	LCD5	13		SEG1	0 [3:0]			SEG	9 [3:0]		սսսսսսս
45H	LCD6	13		SEG1	2 [3:0]			SEG	11 [3:0]		սսսսսսս
46H	LCD7	13		SEG1	4 [3:0]			SEG	13 [3:0]		uuuuuuuu
47H	LCD8	13		SEG1	6 [3:0]			SEG	15 [3:0]		սսսսսսս
48H	LCD9	13		SEG1	8 [3:0]			SEG	17 [3:0]		սսսսսսս
49H	LCD10	13		SEG2	0 [3:0]			SEG	19 [3:0]		иииииии
54H	LCDENR	13	LCDCI	KS [1:0]	LCDEN		LEVEL	LCD_D	UTY[1:0]	ENPMPL	0000000

#### Table 13-4 LCD driver register table

### LCD operation

- 1. Connect the 20 segment ports and 4 common ports to LCD panel.
- 2. Setup LEVEL register flag to decide the LCD driver power system. (0 = 1/3 bias, 1 = 1/2 bias)
- 3. Set ENPMPL to enable the LCD charge pump.
- 4. Setup M0\_CK,M1\_CK,M3\_CK and M5\_CK to decide the LCD input clock frequency.(Refer to Section 5.7)

### Table 13-5 CLK selection table

	M1_CK	CLK
	0	MCK
	1	MCK/4

#### Table 13-6 MCK selection table

M3_CK	M0_CK	MCK
Х	0	ICK
0		ECK
1	1	ECK/2

#### Table 13-7 TMCLK selection table

M5_CK	TMCLK (Timer and LCD Module input Clock)
0	CLK/1000
1	ECK/32

5.Setup LCDCKS[1:0] register flags to decide the LCD Clock frequency.

LCDCKS [1:0]	LCD frame frequency (LCDCK)
00	LCD Input clock Frequency/8
01	LCD Input clock Frequency/16
10	LCD Input clock Frequency/32
11	LCD Input clock Frequency/64

### Table 13-8 LCD frame frequency selection table

6. Setup LCD\_DUTY[1:0] register flag to decide the control mode.(SEG duty cycle)

LCD_DU	JTY [1:0]	Control mod	e
0	0	static	
0	1	1/2	
1	0	1/3	
1	1	1/4	

Table 13-9 LCD duty control mode selection table

7. Set LCDEN to enable the LCD driver.

### 14. Halt and Sleep Modes

FS98O22 supports low power working mode. When the user want FS98O22 to do nothing and just stand by, FS98O22 could be set to Halt mode or Sleep mode to reduce the power consumption by stopping the CPU core working. The two modes will be described below.

#### Halt Mode

After CPU executes a Halt command, CPU Program Counter (PC) stops counting until an interrupt command is issued. To avoid program errors caused by Interrupt Return, it is suggested to add a NOP command after Halt to guarantee the program's normal execution when turning back.

#### Sleep Mode

After CPU executes Sleep command, all oscillators stop working until an external interrupt command is issued or the CPU is reset. To avoid program errors caused by Interrupt return, it is suggested to add a NOP command after Sleep to guarantee the program's normal execution. The sleep mode power consumption is about 3 uA.

To make sure that CPU consumes minimum power in Sleep mode, it is necessary to close all power blocks and analog circuits before issuing the Sleep command, and make sure that all I/O Ports are in VDD or VSS voltage levels.

It is recommended that users execute the following program before issuing the Sleep command:

CLRFNET	A ; As	Reset state
CLRFNET	в	; As Reset state
CLRFNET	TC	; As Reset state
CLRFNET	D	; As Reset state
CLRFNET	E	; As Reset state
CLRFNET	'F ; As	Reset state
CLRFPT1	PU	; Pull up resistor is disconnected
CLRFPT1	EN	; PT1[7:0] is assigned to be input ports.
CLRFAIN	ENB	; Set PT1 as Analog Input Pin
MOVLW	01h	XO
MOVWF interrupt)	PT2PU	; PT2 Pull up resistor is disconnected except port 0(external
MOVLW	0Feh	
MOVWF	PT2EN	; PT2 ports are assigned to be output ports except port 0
CLRFPT2		; Set PT2 [7:1] Output Low
CLRFINT	-	; Clear the interrupt flags
MOVLW	081h	
MOVWF	INTE	; Enable the external interrupt
SLEEP		; Set the FS98O22 into Sleep mode
NOP wakes up.		; Guarantee that the program works normally when CPU



### Instruction Set

The FS98O22 instruction set consists of 37 instructions. Each instruction could be converted to 16-bit OPCODE. The detailed descriptions are shown in the following sections.

### 14.1. Instruction Set Summary

Table 14-1 I	FS98022	instruction	set table
--------------	---------	-------------	-----------

Instruction	Operation	Cycle	Flag
ADDLW k	$[W] \leftarrow [W] + k$	1	C, DC, Z
ADDPCW	[PC] ← [PC] + 1 + [W]	2	None
ADDWF f, d	[Destination] $\leftarrow$ [f] + [W]	1	C, DC, Z
ADDWFC f, d	[Destination] $\leftarrow$ [f] + [W] + C	1	C, DC, Z
ANDLW k	$[W] \leftarrow [W] AND k$	1	Z
ANDWF f, d	[Destination] ← [W] AND [f]	1	Z
BCF f, b	[f <b>] ← 0</b>	1	None
BSF f, b	[f <b>] ← 1</b>	1	None
BTFSC f, b	Skip if [f <b>] = 0</b>	1, 2	None
BTFSS f, b	Skip if [f <b>] = 1</b>	1, 2	None
CALL k	Push PC + 1 and GOTO k	2	None
CLRF f	[f] ← 0	1	Z
CLRWDT	Clear watch dog timer	1	None
COMF f, d	$[f] \leftarrow NOT([f])$	1	Z
DECF f, d	[Destination] $\leftarrow$ [f] -1	1	Z
DECFSZ f, d	[Destination] $\leftarrow$ [f] -1, skip if the result is zero	1, 2	None
GOTO k	$PC \leftarrow k$	2	None
HALT	CPU Stop	1	None
INCF f, d	[Destination] $\leftarrow$ [f] +1	1	Z
INCFSZ f, d	[Destination] $\leftarrow$ [f] + 1, skip if the result is	1, 2	None
	zero		
IORLW k	$[W] \leftarrow [W] \mid k$	1	Z
IORWF f, d	[Destination] $\leftarrow$ [W]   [f]	1	Z
MOVFW f	$[W] \leftarrow [f]$		None
MOVLW k	$[W] \leftarrow k$	1	None
MOVWF f	$[f] \leftarrow [W]$	1	None
NOP	No operation	1	None
RETFIE	Pop PC and GIE = 1	2	None
RETLW k	RETURN and W = k	2	None
RETURN	Pop PC	2	None
RLF f, d	$[Destination < n+1>] \leftarrow [f < n>]$	1	C,Z
RRF f, d	$[Destination < n-1>] \leftarrow [f < n>]$	1	C, Z
SLEEP	Stop OSC	1	PD
SUBLW k	$[W] \leftarrow k - [W]$	1	C, DC, Z
SUBWF f, d	[Destination] $\leftarrow$ [f] – [W]	1	C, DC, Z
SUBWFC f, d	[Destination] $\leftarrow$ [f] – [W] –Ċ	1	C, DC, Z
XORLW k	$[W] \leftarrow [W] XOR k$	1	Z
XORWF f, d	[Destination]	1	Z

40

Note:

- f: memory address (00h ~ 7Fh). W: work register.

- k: literal field, constant data or label.d: destination select: d=0 store result in W, d=1: store result in memory address f.
- b: bit select (0~7). [f]: the content of memory address f. PC: program counter.

- C: program counter. C: Carry flag DC: Digit carry flag Z: Zero flag PD: power down flag TO: watchdog time out flag WDT: watchdog timer counter

# 14.2. Instruction Description

(By alphabetically)

ADDLW	Add Literal to W
	ADDLW k
	$0 \le k \le FFh$
	$[W] \leftarrow [W] + k$
	$[W] \leftarrow [W] + k$ C, DC, Z
	The content of Work register add literal "k" in Work register
Cycle	
	Before instruction:
ADDLW 08h	W = 08h
	After instruction:
	W = 10h
I	
ADDPCW	Add W to PC
Syntax	ADDPCW
Operation	[PC] ← [PC] + 1 + [W], [W] < 79h
	$[PC] \leftarrow [PC] + 1 + ([W] - 100h)$ , otherwise
Flag Affected	None
Description	The relative address PC + 1 + W are loaded into PC.
Cycle	2
Example 1:	Before instruction:
ADDPCW	W = 7Fh, PC = 0212h
	After instruction:
	PC = 0292h
Example 2:	Before instruction:
ADDPCW	W = 80h, PC = 0212h
	After instruction:
	PC = 0193h
Example 3:	Before instruction:
ADDPCW	W = Feh, PC = 0212h
	After instruction: PC = 0211h
ADDWF	Add W to f
Syntax	ADDWF f, d
•	0 ≤ f ≤ FFh
	d ∈ [0,1]
Operation	$[Destination] \leftarrow [f] + [W]$
Flag Affected	C, CD, Z
Description	Add the content of the W register and [f]. If d is 0, the result is stored in the W register.
·	If d is 1, the result is stored back in f.
Cycle	1
Example 1:	Before instruction:
ADDWF OPERA	ND, 0 OPERAND = C2h
	W = 17h
	After instruction:
	OPERAND = C2h
	W = D9h
Example 2:	Before instruction:
ADDWF OPERA	
	W = 17h
	After instruction:
	OPERAND = D9h
	W = 17h

ADDWFC	Add W, f and Carry
Syntax	ADDWFC f, d
-	$0 \le f \le FFh$
	d ∈ [0,1]
Operation	$[Destination] \leftarrow [f] + [W] + C$
Flag Affected	C, DC, Z
Description	Add the content of the W register, [f] and Carry bit.
	If d is 0, the result is stored in the W register.
	If d is 1, the result is stored back in f.
Cycle	1
Example	Before instruction:
ADDWFC OPERAND,1	
	OPERAND = 02h
	W = 4Dh
	After instruction:
	C = 0
	OPERAND = 50h
	W = 4Dh
ANDLW	AND literal with W
Syntax	ANDLW k
,	$0 \le k \le FFh$
Operation	$[W] \leftarrow [W] AND k$
Flag Affected	Z
Description	AND the content of the W register with the eight-bit literal "k".
	The result is stored in the W register.
Cycle	1
Example:	Before instruction:
ANDLW 5Fh	W = A3h
	After instruction:
	W = 03h
ANDWF	AND W and f
Syntax	ANDWF f, d $0 \le f \le FFh$
Oneration	$d \in [0,1]$
Operation	[Destination] ← [W] AND [f]
Flag Affected	AND the content of the W/ register with [f]
Description	AND the content of the W register with [f]. If d is 0, the result is stored in the W register.
	If d is 1, the result is stored back in f.
Cycle	1
Example 1:	Before instruction:
ANDWF OPERAND,0	W = 0Fh, OPERAND = 88h
	After instruction:
	W = 08h, OPERAND = 88h
Example 2:	Before instruction:
ANDWF OPERAND,1	W = 0Fh, OPERAND = 88h
	After instruction:
	W = 88h, OPERAND = 08h

BCF	Bit Clear f
Syntax	BCF f, b
	$0 \le f \le FFh$
	$0 \le b \le 7$
Operation	[f <b>] ← 0</b>
Flag Affected	None
Description	Bit b in [f] is reset to 0.
Cycle	1
Example:	Before instruction:
BCF FLAG, 2	FLAG = 8Dh
	After instruction:
	FLAG = 89h
BSF	Bit Set f
Syntax	BSF f, b
	0 ≤ f ≤ FFh
	0 ≤ b ≤ 7
Operation	[f <b>] ← 1</b>
Flag Affected	None
Description	Bit b in [f] is set to 1.
Cycle	1
Example:	Before instruction:
BSF FLAG, 2	FLAG = 89h
	After instruction:
	FLAG = 8Dh
BTFSC	Bit Test skip if Clear
Syntax	BTFSC f, b
	0≤f≤FFh
	$0 \le b \le 7$
Operation	Skip if $[f < b >] = 0$
Flag Affected	None
Description	If bit 'b' in [f] is 0, the next fetched instruction is discarded and a NOP is executed
	instead making it a two-cycle instruction.
Cycle	1,2
Example:	Before instruction:
Node BTFSC FLAG,	
2	After instruction:
OP1 :	If $FLAG<2> = 0$
OP2 :	PC = address(OP2)
	If FLAG<2> = 1
	PC = address(OP1)
BTFSS	Bit Test skip if Set
Syntax	BTFSS f, b
	0≤f≤FFh
	$0 \le b \le 7$
Operation	Skip if [f <b>] = 1</b>
Flag Affected	None
	If bit 'b' in [f] is 1, the next fetched instruction is discarded and a NOP is executed
Description	
Description	Instead making it a two-cycle instruction.
Description	instead making it a two-cycle instruction.
Cycle	1,2
Cycle Example:	1, 2 Before instruction:
Cycle Example: Node <b>BTFSS FLAG,</b>	1, 2 Before instruction: PC = address (Node)
Cycle Example: Node <b>BTFSS FLAG,</b> 2	1, 2 Before instruction: PC = address (Node) After instruction:
Cycle Example: Node <b>BTFSS FLAG,</b> <b>2</b> OP1 :	1, 2 Before instruction: PC = address (Node) After instruction: If FLAG<2> = 0
Cycle Example: Node <b>BTFSS FLAG,</b> 2	1, 2 Before instruction: PC = address (Node) After instruction: If FLAG<2> = 0 PC = address(OP1)
Cycle Example: Node <b>BTFSS FLAG,</b> 2 OP1 :	1, 2 Before instruction: PC = address (Node) After instruction: If FLAG<2> = 0

CALL	Subroutine CALL
Syntax	CALL k
- jinan	$0 \le k \le 1$ FFFh
Operation	Push Stack
operation	[Top Stack] $\leftarrow$ PC + 1
	$PC \leftarrow k$
-lag Affected	None
Description	Subroutine Call. First, return address PC + 1 is pushed onto the stack. The immediate
	address is loaded into PC.
Cycle	2
CLRF	Clear f
Syntax	CLRF f
	$0 \le f \le 255$
Operation	$[f] \leftarrow 0$
- -lag Affected	None
Description	Reset the content of memory address f
Cycle	1
Example:	Before instruction:
CLRF WORK	WORK = 5Ah
	After instruction:
	WORK = 00h
LRWDT	Clear watch dog timer
Syntax	CLRWDT
1	Watch dog timer counter will be reset
peration	
lag Affected	None
Description	CLRWDT instruction will reset watch dog timer counter.
Cycle	1
Example:	After instruction:
LRWDT	WDT = 0
COMF	Complement f
	Complement f COMF f, d
Syntax	
	$0 \le f \le 255$
	d ∈ [0,1]
Operation	$[f] \leftarrow NOT([f])$
lag Affected	Z
Description	[f] is complemented. If d is 0, the result is stored in the W register. If d is 1, the result is
	stored back in [f]
ycle	
Example 1:	Before instruction:
OMF OPERAND,0	W = 88h, OPERAND = 23h
	After instruction:
	W = DCh, OPERAND = 23h
Evampla 2:	
xample 2:	Before instruction: M = 88b ODERAND = 22b
OMF OPERAND,1	W = 88h, OPERAND = 23h
	After instruction:
	W = 88h, OPERAND = DCh

DECF	Decrement f
Syntax	DECF f, d
- ,	$0 \le f \le 255$
	$d \in [0,1]$
Operation	[Destination] $\leftarrow$ [f] -1
Flag Affected	Z
Description	[f] is decremented. If d is 0, the result is stored in the W register. If d is 1, the result is
•	stored back in [f].
Cycle	1
Example 1:	Before instruction:
DECF OPERAND,0	W = 88h, OPERAND = 23h
	After instruction:
	W = 22h, OPERAND = 23h
Example 2:	Before instruction:
DECF OPERAND,1	W = 88h, OPERAND = 23h
	After instruction: W = 88h, OPERAND = 22h
	VV = 0011, OPERAND = 2211
DECFSZ	Decrement f, skip if zero
Syntax	DECFSZ f, d
Oynax	$0 \le f \le FFh$
	$d \in [0,1]$
Operation	[Destination] $\leftarrow$ [f] -1, skip if the result is zero
Flag Affected	None None
Description	[f] is decremented. If d is 0, the result is stored in the W register. If d is 1, the result is
_ coorplion	stored back in [f].
	If the result is 0, then the next fetched instruction is discarded and a NOP is
	executed instead making it a two-cycle instruction.
Cycle	1, 2
Example:	Before instruction:
Node DECFSZ	PC = address (Node)
FLAG, 1	After instruction:
OP1 :	[FLAG] = [FLAG] – 1
OP2 :	If [FLAG] = 0
	PC = address(OP1)
	If [FLAG] ≠ 0
	PC = address(OP2)
0.070	h hanna d'fan al Danach
GOTO	Unconditional Branch
Syntax	GOTO k
Operation	$0 \le k \le 1$ FFFh
Operation Flag Affected	PC ← k
Description	The immediate address is loaded into PC.
Cycle	2
Cycle	
HALT	Stop CPU Core Clock
Syntax	HALT
Operation	CPU Stop
Flag Affected	None
Description	CPU clock is stopped. Oscillator is running. CPU can be waked up by internal and
Decomption	external interrupt sources.
Cycle	1
- )	

INCF	Increment f
Syntax	INCF f, d
oymax	$0 \le f \le FFh$
	$\mathbf{d} \in [0,1]$
Operation	[Destination] $\leftarrow$ [f] +1
Flag Affected	
	C
Description	[f] is incremented. If d is 0, the result is stored in the W register. If d is 1, the result is
	stored back in [f].
Cycle	
Example 1:	Before instruction:
INCF OPERAND,0	W = 88h, OPERAND = 23h
	After instruction:
<u> </u>	W = 24h, OPERAND = 23h
Example 2:	Before instruction:
INCF OPERAND,1	W = 88h, OPERAND = 23h
	After instruction:
	W = 88h, OPERAND = $24h$
110507	
INCFSZ	Increment f, skip if zero
Syntax	INCFSZ f, d
	0 ≤ f ≤ FFh
	d ∈ [0,1]
Operation	[Destination] $\leftarrow$ [f] + 1, skip if the result is zero
Flag Affected	None
Description	[f] is incremented. If d is 0, the result is stored in the W register. If d is 1, the result is
·	stored back in [f].
	If the result is 0, then the next fetched instruction is discarded and a NOP is
	executed instead making it a two-cycle instruction.
Cycle	1, 2
Example:	Before instruction:
Node INCFSZ FLAG,	
1	After instruction:
OP1 :	[FLAG] = [FLAG] + 1
OP2 :	if [FLAG] = 0
	PC = address(OP2)
	If [FLAG] ≠ 0
	PC = address(OP1)
IORLW	Inclusive OR literal with W
Syntax	IORLW k
	$0 \le k \le FFh$
Operation	$[W] \leftarrow [W]   k$
ODEIAIION	
Operation Flag Affected	
Flag Affected	Ζ
-	Z Inclusive OR the content of the W register and the eight-bit literal "k". The result is
Flag Affected Description	Ζ
Flag Affected Description Cycle	Z Inclusive OR the content of the W register and the eight-bit literal "k". The result is stored in the W register.
Flag Affected Description Cycle Example:	Z Inclusive OR the content of the W register and the eight-bit literal "k". The result is stored in the W register. 1 Before instruction:
Flag Affected Description Cycle Example:	Z Inclusive OR the content of the W register and the eight-bit literal "k". The result is stored in the W register. 1 Before instruction: W = 69h
Flag Affected Description Cycle Example:	Z Inclusive OR the content of the W register and the eight-bit literal "k". The result is stored in the W register. 1 Before instruction: W = 69h After instruction:
Flag Affected Description Cycle Example:	Z Inclusive OR the content of the W register and the eight-bit literal "k". The result is stored in the W register. 1 Before instruction: W = 69h
Flag Affected Description Cycle Example:	Z Inclusive OR the content of the W register and the eight-bit literal "k". The result is stored in the W register. 1 Before instruction: W = 69h After instruction:
Flag Affected Description Cycle Example:	Z Inclusive OR the content of the W register and the eight-bit literal "k". The result is stored in the W register. 1 Before instruction: W = 69h After instruction:
Flag Affected Description Cycle Example:	Z Inclusive OR the content of the W register and the eight-bit literal "k". The result is stored in the W register. 1 Before instruction: W = 69h After instruction:
Flag Affected Description Cycle Example:	Z Inclusive OR the content of the W register and the eight-bit literal "k". The result is stored in the W register. 1 Before instruction: W = 69h After instruction:
Flag Affected Description Cycle Example:	Z Inclusive OR the content of the W register and the eight-bit literal "k". The result is stored in the W register. 1 Before instruction: W = 69h After instruction:
Flag Affected Description Cycle Example:	Z Inclusive OR the content of the W register and the eight-bit literal "k". The result is stored in the W register. 1 Before instruction: W = 69h After instruction:
Flag Affected Description Cycle Example:	Z Inclusive OR the content of the W register and the eight-bit literal "k". The result is stored in the W register. 1 Before instruction: W = 69h After instruction:

IORWF	Inclusive OR W with f						
Syntax	IORWF f, d						
-,	$0 \le f \le FFh$						
	$d \in [0,1]$						
Operation	$[Destination] \leftarrow [W]   [f]$						
Flag Affected	7						
Description	Inclusive OR the content of the W register and [f]. If d is 0, the result is stored in the W						
Docomption	register. If d is 1, the result is stored back in [f].						
Cycle	1						
Example:	Before instruction:						
IORWF OPERAND,1	W = 88h, OPERAND = 23h						
	After instruction:						
	W = 88h, OPERAND = Abh						
	[						
MOVFW	Move f to W						
Syntax	MOVFW f						
- ,	0≤f≤FFh						
Operation	$[W] \leftarrow [f]$						
Flag Affected	None						
Description	Move data from [f] to the W register.						
Cycle							
Example:	Before instruction:						
MOVFW OPERAND	W = 88h, OPERAND = 23h						
INOTITI OF ERAND	After instruction:						
	W = 23h, OPERAND = 23h						
MOVLW	Move literal to W						
Syntax	MOVLW k						
., .	$0 \le k \le FFh$						
Operation	$[W] \leftarrow k$						
Flag Affected	None						
Description	Move the eight-bit literal "k" to the content of the W register.						
Cycle	1						
Example:	Before instruction:						
MOVLW 23h	W = 88h						
	After instruction:						
	W = 23h						
MOVWF	Move W to f						
Syntax	MOVWF f						
- ,	$0 \le f \le FFh$						
Operation	$[f] \leftarrow [W]$						
Flag Affected	None						
Description	Move data from the W register to [f].						
Cycle							
Example:	Before instruction:						
MOVWF OPERAND	W = 88h, OPERAND = 23h						
	After instruction:						
	W = 88h, OPERAND = 88h						
NOP	W = 88h, OPERAND = 88h						
NOP Svotax	W = 88h, OPERAND = 88h No Operation						
Syntax	W = 88h, OPERAND = 88h No Operation NOP						
Syntax Operation	W = 88h, OPERAND = 88h No Operation NOP No Operation						
Syntax Operation Flag Affected	W = 88h, OPERAND = 88h No Operation NOP No Operation None						
Syntax Operation	W = 88h, OPERAND = 88h No Operation NOP No Operation						

RETFIE	Return from Interrupt			
Syntax	RETFIE			
Operation	[Top Stack] => PC			
-	Pop Stack			
	1 => GIE			
Flag Affected	None			
Description	The program counter is loaded from the top stack, then pop stack. Setting the GIE bit enables interrupts.			
Cycle	2			
RETLW	Return and move literal to W			
Syntax	RETLW k			
	$0 \le k \le FFh$			
Operation	$[W] \leftarrow k$			
	[Top Stack] => PC			
	Pop Stack			
Flag Affected	None			
Description	Move the eight-bit literal "k" to the content of the W register. The program counter is			
	loaded from the top stack, then pop stack.			
Cycle	2			
Return	Return from Subroutine			
Syntax	RETURN			
Operation	[Top Stack] => PC			
	Pop Stack			
Flag Affected	None			
Description	The program counter is loaded from the top stack, then pop stack.			
Cycle	2			
RLF	Rotate left [f] through Carry			
Syntax	RLF f, d			
	$0 \le f \le FFh$			
<b>A</b> (1)	d ∈ [0,1]			
Operation	$[Destination < n+1>] \leftarrow [f < n>]$			
	[Destination<0>] $\leftarrow$ C			
	C ← [f<7>]			
Flag Affected	C, Z			
Description	[f] is rotated one bit to the left through the Carry bit. If d is 0, the result is			
	stored in the W register. If d is 1, the result is stored back in [f].			
	egister f 🚽			
Cycle	1			
Example:	Before instruction:			
RLF OPERAND,				
NEI OIENAND,	W = 88h, OPERAND = E6h			
	After instruction:			
	C = 1			
	W = 88h, OPERAND = CCh			

RRF	Rotate right [f] through Carry		
Syntax	RRF f, d		
- ,	$0 \le f \le FFh$		
	$d \in [0,1]$		
Operation	[Destination <n-1>] ← [f<n>]</n></n-1>		
operation	$[Destination<7>] \leftarrow C$		
	<u> </u>		
Flag Affected	C		
Description	[f] is rotated one bit to the right through the Carry bit. If d is 0, the result is		
	stored in the W register. If d is 1, the result is stored back in [f].		
C Regi	sterf		
Cycle	1		
Example:	Before instruction:		
RRF OPERAND, 0	C = 0		
	OPERAND = 95h		
	After instruction:		
	C = 1		
	W = 4Ah, OPERAND = 95h		
SLEEP	Oscillator stop		
Syntax	SLEEP		
Operation	CPU oscillator is stopped		
Flag Affected	PD		
Description	CPU oscillator is stopped. CPU can be waked up by external interrupt sources. <sup>29</sup>		
Cycle	1		
- ,			
SUBLW	Subtract W from literal		
Syntax	SUBLW k		
	$0 \le k \le FFh$		
Operation	$[W] \leftarrow k - [W]$		
Flag Affected	C, DC, Z		
Description	Subtract the content of the W register from the eight-bit literal "k". The result is stored		
Description	in the W register.		
Cycle	1		
Example 1:	Before instruction:		
SUBLW 02h	W = 01h		
	After instruction:		
	W = 01h		
	C = 1		
Example 2:	Z = 0 Before instruction:		
SUBLW 02h	W = 02h		
	After instruction:		
	W = 00h		
	C = 1		
	Z = 1		
Example 3:	Before instruction:		
SUBLW 02h	W = 03h		
SSELT VII	After instruction:		
	W = FFh		
	C = 0		
	Z = 0		

<sup>&</sup>lt;sup>29</sup> Please make sure all interrupt flags are cleared before running SLEEP; "NOP" command must follow HALT and SLEEP commands.

SUBWF	Subtract W from f						
Syntax	SUBWF f, d						
- ,	$0 \le f \le FFh$						
	d ∈ [0,1]						
Operation	$[Destination] \leftarrow [f] - [W]$						
Flag Affected	[C, DC, Z]						
Description	Subtract the content of the W register from [f]. If d is 0, the result is stored in the W						
2000.1010	register. If d is 1, the result is stored back in [f],						
Cycle	1						
Example 1:	Before instruction:						
SUBWF OPERAND,							
1	After instruction:						
-	OPERAND = 32h						
	C=1						
	Z = 0						
Example 2:	Before instruction:						
SUBWF OPERAND,							
1	After instruction:						
	OPERAND = 00h						
	C=1						
	Z = 1						
Example 3:	Before instruction:						
SUBWF OPERAND,	OPERAND = 04h, W = 05h						
1	After instruction:						
	OPERAND = FFh						
	C = 0						
	Z = 0						
SUBWFC	Subtract W and Carry from f						
Syntax	SUBWFC f, d						
	0≤f≤FFh						
	d ∈ [0,1]						
Operation	[Destination] ← [f] – [W] –Ċ						
Flag Affected	C, DC, Z						
Description	Subtract the content of the W register from [f]. If d is 0, the result is stored in the W						
Description	register. If d is 1, the result is stored back in [f].						
Cycle							
Example 1:	Before instruction:						
SUBWFC	OPERAND = 33h, W = 01h						
OPERAND, 1	C = 1						
	After instruction:						
	OPERAND = 32h, C = 1, Z = 0						
Example 2:	Before instruction:						
SUBWFC	OPERAND = 02h, W = 01h						
OPERAND, 1	C = 0						
, •	After instruction:						
	OPERAND = 00h, C = 1, Z = 1						
Example 3:	Before instruction:						
SUBWFC	OPERAND = 04h, W = 05h						
OPERAND, 1	C = 0						
	After instruction:						
	OPERAND = Feh, C = 0, Z = 0						

XORLW	Exclusive OR literal with W
Syntax	XORLW k
-	$0 \le k \le FFh$
Operation	$[W] \leftarrow [W] XOR k$
Flag Affected	Z
Description	Exclusive OR the content of the W register and the eight-bit literal "k". The result is stored in the W register.
Cycle	1
Example:	Before instruction:
XORLW 5Fh	W = Ach
	After instruction:
	W = F3h
XORWF	Exclusive OR W and f
Syntax	XORWF f, d
e y mart	$0 \le f \le FFh$
	$d \in [0,1]$
Operation	[Destination] $\leftarrow$ [W] XOR [f]
Flag Affected	Ζ
Description	Exclusive OR the content of the W register and [f]. If d is 0, the result is stored in the
	W register. If d is 1, the result is stored back in [f].
Cycle	1
Example:	Before instruction:
XORWF OPERAND,	
1	After instruction:
	OPERAND = F3h

# 15. Package Information

### 15.1. Package Outline



## 15.2. Package Outline(3.2mm QFP100)



#### Figure 15-2 FS98O22 3.2mm QFP100 package outline

### 16. Revision History

Ver.	Date	Page	Description	
1.0	2006/02/16	All	Initial release.	
1.1	2006/03/29	17~19	PC stack numbers modified 6 to 8, and PC bitwidth modified 11 to 12	
		23	PC stack numbers modified 6 to 8, and PC bitwidth modified 11 to 12	
		134~135	LEVEL setting of LCD bias	
1.2	2008/12/25	33	Low Battery Comparator Input Selector	
1.3	2009/07/08	20	Revise Ambient Operating Temperature from -10~85 °C to -40~85 °C	
			and add LTOL test condition description	
		20	Revise Sleep Current Unit : $\mu$ A	
1.4	2011/07/21	20	Revise Electrical Characteristics input offset TYP : 1.5mV	
1.5	2014/01/14	20	Revise OPAMP Characteristics	
1.6	2014/05/22	2	Revised company address	