# 36 Mb (1M x 36 & 2M x 18) DDR-II (Burst of 4) CIO Synchronous SRAMs



### **JANUARY 2009**

#### Features

- 1M x 36 or 2M x 18.
- On-chip delay-locked loop (DLL) for wide data valid window.
- Common I/O read and write ports.
- Synchronous pipeline read with late write operation.
- Double data rate (DDR-II) interface for read and write input ports.
- Fixed 4-bit burst for read and write operations.
- Clock stop support.
- Two input clocks (K and K) for address and control registering at rising edges only.
- Two input clocks (C and C) for data output control.

- Two echo clocks (CQ and CQ) that are delivered simultaneously with data.
- +1.8V core power supply and 1.5, 1.8V V<sub>DDQ</sub>, used with 0.75, 0.9V V<sub>REF</sub>
- HSTL input and output levels.
- Registered addresses, write and read controls, byte writes, and data outputs.
- Full data coherency.
- Boundary scan using limited set of JTAG 1149.1 functions.
- · Byte write capability.
- Fine ball grid array (FBGA) package
  - 15mm x 17mm body size
  - 1mm pitch
  - 165-ball (11 x 15) array
- Programmable impedance output drivers via 5x user-supplied precision resistor.

#### Description

The 36Mb IS61DDB41M36 and IS61DDB42M18 are synchronous, high-performance CMOS static random access memory (SRAM) devices. These SRAMs have a common I/O bus. The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed. Refer to the *Timing Reference Diagram for Truth Table on p.8* for a description of the basic operations of these DDR-II (Burst of 4) CIO SRAMs.

Read and write addresses are registered on alternating rising edges of the K clock. Reads and writes are performed in double data rate. The following are registered internally on the rising edge of the K clock:

- Read and write addresses
- Address load
- Read/write enable
- Byte writes for burst addresses 1 and 3
- Data-in for burst addresses 1 and 3

The following are registered on the rising edge of the  $\overline{K}$  clock:

• Byte writes for burst addresses 2 and 4

• Data-in for burst addresses 2 and 4

Byte writes can change with the corresponding datain to enable or disable writes on a per-byte basis. An internal write buffer enables the data-ins to be registered one cycle later than the write address. The first data-in burst is clocked one cycle later than the write command signal, and the second burst is timed to the following rising edge of the  $\overline{K}$  clock. Two full clock cycles are required to complete a write operation.

During the burst read operation, at the first and third bursts the data-outs are updated from output registers off the second and fourth rising edges of the  $\overline{C}$ clock (starting 1.5 cycles later). At the second and fourth bursts, the data-outs are updated with the third and fifth rising edges of the corresponding C clock (see page 9). The K and  $\overline{K}$  clocks are used to time the data-outs whenever the C and  $\overline{C}$  clocks are tied high. Two full clock cycles are required to complete a read operation

The device is operated with a single +1.8V power supply and is compatible with HSTL I/O interfaces.



#### x36 FBGA Pinout (Top View)

	1	2	3	4	5	6	7	8	9	10	11
А	CQ	$V_{SS}/SA^{*}$	SA	R/W	$\overline{\text{BW}}_2$	ĸ	BW <sub>1</sub>	LD	SA	V <sub>SS</sub> /SA*	CQ
в	NC	DQ27	DQ18	SA	$\overline{\text{BW}}_3$	К	$\overline{BW}_0$	SA	NC	NC	DQ8
С	NC	NC	DQ28	V <sub>SS</sub>	SA	SA <sub>0</sub>	SA1	V <sub>SS</sub>	NC	DQ17	DQ7
D	NC	DQ29	DQ19	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	DQ16
Е	NC	NC	DQ20	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQ15	DQ6
F	NC	DQ30	DQ21	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ5
G	NC	DQ31	DQ22	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ14
н	Doff	V <sub>REF</sub>	$V_{DDQ}$	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
J	NC	NC	DQ32	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ13	DQ4
к	NC	NC	DQ23	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ12	DQ3
L	NC	DQ33	DQ24	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>DDQ</sub>	NC	NC	DQ2
М	NC	NC	DQ34	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	DQ11	DQ1
N	NC	DQ35	DQ25	V <sub>SS</sub>	SA	SA	SA	V <sub>SS</sub>	NC	NC	DQ10
Р	NC	NC	DQ26	SA	SA	С	SA	SA	NC	DQ9	DQ0
R		тск	SA	SA	SA	C	SA	SA	SA	TMS	TDI

• The following pins are reserved for higher densities: 2A for 144Mb, 10A for 72Mb.

BW<sub>0</sub> controls writes to DQ0–DQ8; BW<sub>1</sub> controls writes to DQ9–DQ17; BW<sub>2</sub> controls writes to DQ18–DQ26; BW<sub>3</sub> controls writes to DQ27–DQ35.

	1	2	3	4	5	6	7	8	9	10	11
А	CQ	V <sub>SS</sub> /SA*	SA	R/W	BW <sub>1</sub>	ĸ	NC/SA	LD	SA	SA	CQ
в	NC	DQ9	NC	SA	NC/SA	К	BW <sub>0</sub>	SA	NC	NC	DQ8
С	NC	NC	NC	V <sub>SS</sub>	SA	SA <sub>0</sub>	SA <sub>1</sub>	V <sub>SS</sub>	NC	DQ7	NC
D	NC	NC	DQ10	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NC
Е	NC	NC	DQ11	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ6
F	NC	DQ12	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ5
G	NC	NC	DQ13	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	NC
н	Doff	V <sub>REF</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
J	NC	NC	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ4	NC
к	NC	NC	DQ14	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ3
L	NC	DQ15	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ2
М	NC	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	DQ1	NC
Ν	NC	NC	DQ16	V <sub>SS</sub>	SA	SA	SA	V <sub>SS</sub>	NC	NC	NC
Р	NC	NC	DQ17	SA	SA	С	SA	SA	NC	NC	DQ0
R	TDO	тск	SA	SA	SA	c	SA	SA	SA	TMS	TDI
	• The f	ollowing nin	is reserved	for higher d	lensities <sup>.</sup> 24	for 72Mb 7	7A for 144M	h 5B for 28	8Mb		

#### x18 FBGA Pinout (Top View)

• The following pin is reserved for higher densities: 2A for 72Mb, 7A for 144Mb, 5B for 288Mb.

•  $\overline{BW}_0$  controls writes to DQ0–DQ8;  $\overline{BW}_1$  controls writes to DQ9–DQ17

## 36 Mb (1M x 36 & 2M x 18) DDR-II (Burst of 4) CIO Synchronous SRAMs




### **Pin Description**

Symbol	Pin Number	Description
К, К	6B, 6A	Input clock.
C, <del>C</del>	6P, 6R	Input clock for output data control.
CQ, <del>CQ</del>	11A, 1A	Output echo clock.
Doff	1H	DLL disable when low.
SA <sub>0,</sub> SA <sub>1</sub>	6C, 7C	Burst count address inputs.
SA	9A, 4B, 8B, 5C, 5N, 6N, 7N, 4P, 5P, 7P, 8P, 3R, 4R, 5R, 7R, 8R, 9R	1M x 36 address inputs.
SA	3A, 9A, 4B, 8B, 5C, 5N, 6N, 7N, 4P, 5P, 7P, 8P, 3R, 4R, 5R, 7R, 8R, 9R	2M x 18 address inputs.
DQ0–DQ8 DQ9–DQ17 DQ18–DQ26 DQ27–DQ35	11P, 11M, 11L, 11K, 11J, 11F, 11E, 11C, 11B 10P, 11N, 10M, 10K, 10J, 11G, 10E, 11D, 10C 3B, 3D, 3E, 3F, 3G, 3K, 3L, 3N, 3P 2B, 3C, 2D, 2F, 2G, 3J, 2L, 3M, 2N	1M x 36 DQ pins
DQ0–DQ8 DQ9–DQ17	11P, 10M, 11L, 11K, 10J, 11F, 11E, 10C, 11B 2B, 3D, 3E, 2F, 3G, 3K, 2L, 3N, 3P	2M x 18 DQ pins
R/W	4A	Read/write control. Read when active high.
LD	8A	Synchronizes load. Loads new address when low.
$\overline{BW}_{0,} \overline{BW}_{1,} \overline{BW}_{2,} \overline{BW}_{3}$	7B, 7A, 5A,5B	1M x 36 byte write control, active low.
$\overline{BW}_{0,}\overline{BW}_{1}$	7B, 5A	2M x 18 byte write control, active low.
V <sub>REF</sub>	2Н, 10Н	Input reference level.
V <sub>DD</sub>	5F, 7F, 5G, 7G, 5H, 7H, 5J, 7J, 5K, 7K	Power supply.
V <sub>DDQ</sub>	4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L	Output power supply.
V <sub>SS</sub>	2A, 10A, 4C, 8C, 4D, 5D, 6D, 7D, 8D, 5E, 6E, 7E, 6F, 6G, 6H, 6J, 6K, 5L, 6L, 7L, 4M, 8M, 4N, 8N	Power supply.
ZQ	11H	Output driver impedance control.
TMS, TDI, TCK	10R, 11R, 2R	IEEE 1149.1 test inputs (1.8V LVTTL levels).
TDO	1R	IEEE 1149.1 test output (1.8V LVTTL level).



#### **Block Diagram**



#### SRAM Features

#### **Read Operations**

The SRAM operates continuously in a burst-of-four mode. Read cycles are started by registering  $R/\overline{W}$  in active high state at the rising edge of the K clock.  $R/\overline{W}$  can be activated every other cycle because two full cycles are required to complete the burst-of-four read in DDR mode. A second set of clocks, C and  $\overline{C}$ , are used to control the timing to the outputs. A set of free-running echo clocks, CQ and  $\overline{CQ}$ , are produced internally with timings identical to the data-outs. The echo clocks can be used as data capture clocks by the receiver device.

When the C and  $\overline{C}$  clocks are connected high, the K and  $\overline{K}$  clocks assume the function of those clocks. In this case, the data corresponding to the first address is clocked 1.5 cycles later by the rising edge of the  $\overline{K}$  clock. The data corresponding to the second burst is clocked 2 cycles later by the following rising edge of the K clock. The third data-out is clocked by the subsequent rising edge of the  $\overline{K}$  clock, and the fourth data-out is clocked by the subsequent rising edge of the K clock.

Whenever  $\overline{\text{LD}}$  is low, a new address is registered at the rising edge of the K clock. A NOP operation ( $\overline{\text{LD}}$  is high) does not terminate the previous read. The output drivers disable automatically to a high state.

#### Write Operations

Write operations can also be initiated at every other rising edge of the K clock whenever R/W is low. The write address is also registered at that time. When the address needs to change,  $\overline{LD}$  needs to be low simultaneously to be registered by the rising edge of K. Again, the write always occurs in bursts of four.



The write data is provided in a 'late write' mode; that is, the data-in corresponding to the first address of the burst, is presented 1 cycle later or at the rising edge of the following K clock. The data-in corresponding to the second write burst address follows next, registered by the rising edge of  $\overline{K}$ . The third data-out is clocked by the subsequent rising edge of the K clock, and the fourth data-out is clocked by the subsequent rising edge of the  $\overline{K}$  clock.

The data-in provided for writing is initially kept in write buffers. The information on these buffers is written into the array on the third write cycle. A read cycle to the last two write address produces data from the write buffers. The SRAM maintains data coherency.

During a write, the byte writes independently control which byte of any of the four burst addresses is written (see *X18/X36 Write Truth Tables* on page 9 and *Timing Reference Diagram for Truth Table* on page 8).

Whenever a write is disabled (R/W is high at the rising edge of K), data is not written into the memory.

#### **RQ Programmable Impedance**

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and  $V_{SS}$  to enable the SRAM to adjust its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the SRAM. For example, an RQ of  $250\Omega$  results in a driver impedance of  $50\Omega$ . The allowable range of RQ to guarantee impedance matching is between  $175\Omega$  and  $350\Omega$ , with the tolerance described in *Programmable Impedance Output Driver DC Electrical Characteristics* on page 15. The RQ resistor should be placed less than two inches away from the ZQ ball on the SRAM module. The capacitance of the loaded ZQ trace must be less than 3 pF.

The ZQ pin can also be directly connected to  $V_{DDQ}$  to obtain a minimum impedance setting. ZQ must never be connected to  $V_{SS}$ .

#### **Programmable Impedance and Power-Up Requirements**

Periodic readjustment of the output driver impedance is necessary as the impedance is greatly affected by drifts in supply voltage and temperature. At power-up, the driver impedance is in the middle of allowable impedances values. The final impedance value is achieved within 1024 clock cycles.

#### **Clock Consideration**

This device uses an internal DLL for maximum output data valid window. It can be placed in a stopped-clock mode to minimize power and requires only 1024 cycles to restart.

No clocks can be issued until  $V_{DD}$  reaches its allowable operating range.

#### Single Clock Mode

This device can be also operated in single-clock mode. In this case, C and  $\overline{C}$  are both connected high at power-up and must never change. Under this condition, K and  $\overline{K}$  control the output timings.


Either clock pair must have both polarities switching and must never connect to  $V_{REF}$ , as they are not differential clocks.



#### Depth Expansion

The following figure depicts an implementation of four 2M x 18 DDR-II SRAMs with common I/Os. In this application example, the second pair of C and  $\overline{C}$  clocks is delayed such that the return data meets the data setup and hold times at the bus master.

### Application Example



#### **Power-Up and Power-Down Sequences**

The following sequence is used for power-up:

1. The power supply inputs must be applied in the following order while keeping Doff in LOW logic state:

- 1) VDD 2) VDDQ 3) VREF
- 2. Start applying stable clock inputs (K,  $\overline{K}$ , C, and  $\overline{C}$ ).
- 3. After clock signals have stabilized, change  $\overline{\text{Doff}}$  to HIGH logic state.
- 4. Once the Doff is switched to HIGH logic state, wait an additional 1024 clock cycles to lock the DLL.


NOTES:

- 1. The power-down sequence must be done in reverse of the power-up sequence.
- 2. VDDQ can be allowed to exceed VDD by no more than 0.6V.
- 3. VREF can be applied concurrently with VDDQ.

## 36 Mb (1M x 36 & 2M x 18) DDR-II (Burst of 4) CIO Synchronous SRAMs



#### **State Diagram**




The *Timing Reference Diagram for Truth Table* on page 8 is helpful in understanding the clock and write truth tables, as it shows the cycle relationship between clocks, address, data-in, data-out, and controls. All read and write commands are issued at the beginning of cycles t and  $t_w$ , respectively.

### **Linear Burst Sequence Table**

	Ca	Case 1		Case 2		Case 3		se 4
Burst Sequence	SA <sub>1</sub>	SA <sub>0</sub>						
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address	1	1	0	0	0	1	1	0





### Timing Reference Diagram for Truth Table

#### Clock Truth Table (Use the following table with the Timing Reference Diagram for Truth Table.)

Maria	Clock	Controls		Data Out / Data In						
Mode	к	LD	R/W	Q <sub>A</sub> / D <sub>B</sub>	Q <sub>A+1</sub> / D <sub>B+1</sub>	$Q_{A+2}/D_{B+2}$	Q <sub>A+3</sub> / D <sub>B+3</sub>			
Stop Clock	Stop	х	Х	Previous State	Previous State	Previous State	Previous State			
No Operation (NOP)	L→H	н	н	High-Z	High-Z	High-Z	High-Z			
Read B	L→H	L	Н	Dout at <del>C</del> (t + 1.5)	Dout at C (t + 2)	Dout at	Dout at C (t + 3)			
Write A	L→H	L	L	D <sub>B</sub> (t <sub>W</sub> + 1)	D <sub>B</sub> (t <sub>W</sub> + 1.5)	D <sub>B</sub> (t <sub>W</sub> + 2)	D <sub>B</sub> (t <sub>W</sub> + 2.5)			

Notes:

- 1. The internal burst counter is always fixed as two-bit.
- 2. X = don't care; H = logic "1"; L = logic "0".
- 3. A read operation is started when control signal  $R/\overline{W}$  is active high.
- 4. A write operation is started when control signal  $R/\overline{W}$  is active low.
- 5. Before entering into the stop clock, all pending read and write commands must be completed.
- 6. For timing definitions, refer to the *AC Characteristics* on page 16. Signals must have AC specifications at timings indicated in parenthesis with respect to switching clocks K,  $\overline{K}$ , C, and  $\overline{C}$ .

## 36 Mb (1M x 36 & 2M x 18) DDR-II (Burst of 4) CIO Synchronous SRAMs

Operation	K (t <sub>W</sub> +1)		K (t <sub>W</sub> +2)	<del>K</del> (t <sub>W</sub> +2.5)	BW <sub>0</sub>	$\overline{\text{BW}}_1$	BW <sub>2</sub>	BW <sub>3</sub>	D <sub>B</sub>	D <sub>B+1</sub>	D <sub>B+2</sub>	D <sub>B+3</sub>
Write Byte 0	L→H				L	н	н	н	D0-8 (t <sub>W</sub> +1)			
Write Byte 1	L→H				н	L	н	н	D9-17 (t <sub>W</sub> +1)			
Write Byte 2	L→H				н	н	L	н	D18-26 (t <sub>W</sub> +1)			
Write Byte 3	L→H				н	н	н	L	D27-35 (t <sub>W</sub> +1)			
Write All Bytes	L→H				L	L	L	L	D0-35 (t <sub>W</sub> +1)			
Abort Write	L→H				н	н	н	Н	Don't care			
Write Byte 0		L →H			L	н	Н	н		D0-8 (t <sub>W</sub> +1.5)		
Write Byte 1		L→H			н	L	н	н		D9-17 (t <sub>W</sub> +1.5)		
Write Byte 2		L→H			Н	н	L	н		D18-26 (t <sub>W</sub> +1.5)		
Write Byte 3		L→H			Н	н	Н	L		D27-35 (t <sub>W</sub> +1.5)		
Write All Bytes		L→H			L	L	L	L		D0-35 (t <sub>W</sub> +1.5)		
Abort Write		L→H			н	н	н	н		Don't care		
Write Byte 0			L→H		L	н	н	н			D0-8 (t <sub>W</sub> +2)	
Write Byte 1			L→H		н	L	н	н			D9-17 (t <sub>W</sub> +2)	
Write Byte 2			L→H		н	н	L	н			D18-26 (t <sub>W</sub> +2)	
Write Byte 3			L→H		н	н	н	L			D27-35 (t <sub>W</sub> +2)	
Write All Bytes			L→H		L	L	L	L			D0-35 (t <sub>W</sub> +2)	
Abort Write			L→H		н	н	н	н			Don't care	
Write Byte 0				L→H	L	Н	н	н				D0-8 (t <sub>W</sub> +2.5
Write Byte 1				L→H	н	L	н	н				D9-17 (t <sub>W</sub> +2.5
Write Byte 2				L→H	н	Н	L	н				D18-26 (t <sub>W</sub> +2.
Write Byte 3				L→H	Н	Н	Н	L				D27-35 (t <sub>W</sub> +2.
Write All Bytes				L→H	L	L	L	L				D0-35 (t <sub>W</sub> +2.
Abort Write				L→H	н	н	н	н				Don't care

**X36 Write Truth Table** Use the following table with the *Timing Reference Diagram for Truth Table* on page 8.

#### Notes;

1. For all cases,  $R/\overline{W}$  needs to be active low during the rising edge of K occurring at time  $t_W$ 

2. For timing definitions refer to the *AC Characteristics* on page 16. Signals must have AC specifications with respect to switching clocks K and K.



Operation	K (t <sub>W</sub> +1)	<mark>₭</mark> (t <sub>W</sub> +1.5)	K (t <sub>W</sub> +2)	<mark>₭</mark> (t <sub>W</sub> +2.5)	BW <sub>0</sub>	BW <sub>1</sub>	D <sub>B</sub>	D <sub>B+1</sub>	D <sub>B+2</sub>	D <sub>B+3</sub>
Write Byte 0	L→H				L	н	D0-8 (t <sub>W</sub> +1)			
Write Byte 1	L→H				Н	L	D9-17 (t <sub>W</sub> +1)			
Abort Write	L→H				Н	н	Don't care			
Write Byte 0		L→H			L	н		D0-8 (t <sub>w</sub> +1.5)		
Write Byte 1		L→H			Н	L		D9-17 (t <sub>W</sub> +1.5)		
Write All Bytes		L→H			L	L		D0-17 (t <sub>W</sub> +1.5)		
Abort Write		L→H			н	н		Don't care		
Write Byte 0			L→H		L	н			D0-8 (t <sub>W</sub> +2)	
Write Byte 1			L→H		н	L			D9-17 (t <sub>W</sub> +2)	
Write All Bytes			L→H		L	L			D0-17 (t <sub>W</sub> +2)	
Abort Write			L→H		н	н			Don't care	
Write Byte 0				L→H	L	н				D0-8 (t <sub>W</sub> +2.5)
Write Byte 1				L→H	Н	L				D9-17 (t <sub>w</sub> +2.5)
Write All Bytes				L→H	L	L				D0-17 (t <sub>W</sub> +2.5)
Abort Write				L→H	Н	н				Don't care

**X18 Write Truth Table** Use the following table with the *Timing Reference Diagram for Truth Table* on page 8.

Notes;

1. For all cases,  $R/\overline{W}$  needs to be active low during the rising edge of K occurring at time  $t_W$ 

2. For timing definitions refer to the *AC Characteristics* on page 16. Signals must have AC specifications with respect to switching clocks K and K.

## 36 Mb (1M x 36 & 2M x 18) DDR-II (Burst of 4) CIO Synchronous SRAMs



### **Absolute Maximum Ratings**

Item	Symbol	Rating	Units
Power supply voltage	V <sub>DD</sub>	-0.5 to 2.6	V
Output power supply voltage	V <sub>DDQ</sub>	-0.5 to 2.6	V
Input voltage	V <sub>IN</sub>	-0.5 to 2.6	V
Data out voltage	V <sub>DOUT</sub>	-0.5 to 2.6	V
Operating temperature	T <sub>A</sub>	0 to 70	°C
Junction temperature	ТJ	110	°C
Storage temperature	T <sub>STG</sub>	-55 to +125	°C

**Note:** Stresses greater than those listed in this table can cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this datasheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **Recommended DC Operating Conditions** ( $T_A = 0$ to $+70^{\circ}$ C)

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Supply voltage	V <sub>DD</sub>	1.8 - 5%		1.8 + 5%	V	1
Output driver supply voltage	V <sub>DDQ</sub>	1.4		1.9	V	1
Input high voltage	V <sub>IH</sub>	V <sub>REF</sub> +0.1		V <sub>DDQ</sub> + 0.2	V	1, 2
Input low voltage	V <sub>IL</sub>	-0.2		V <sub>REF</sub> - 0.1	V	1, 3
Input reference voltage	V <sub>REF</sub>	0.68		0.95	V	1, 5
Clocks signal voltage	V <sub>IN - CLK</sub>	-0.2		V <sub>DDQ</sub> + 0.2	V	1, 4


1. All voltages are referenced to V<sub>SS</sub>. All V<sub>DD</sub>, V<sub>DDQ</sub>, and V<sub>SS</sub> pins must be connected. 2. V<sub>IH</sub>(Max) AC = See *0vershoot and Undershoot Timings*.

3.  $V_{IL}(Min) AC = See Overshoot and Undershoot Timings.$ 

4.  $V_{IN-CLK}$  specifies the maximum allowable DC excursions of each clock (K,  $\overline{K}$ , C, and  $\overline{C}$ ).

5. Peak-to-peak AC component superimposed on  $V_{\text{BEF}}$  may not exceed 5% of  $V_{\text{BEF}}$ 

### **Overshoot and Undershoot Timings**



#### **PBGA Thermal Characteristics**

Item	Symbol	Rating	Units
Thermal resistance junction to ambient (airflow = 1m/s)	Røja	TBD	° C/W
Thermal resistance junction to case	ReJC	TBD	° C/W
Thermal resistance junction to pins	RØJB	TBD	° C/W

### **Capacitance** (T<sub>A</sub> = 0 to + 70°C, V<sub>DD</sub> = 1.8V -5%, +5%, f = 1MHz)

Parameter	Symbol	Test Condition	Maximum	Units
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V	4	pF
Data-in/Out capacitance (DQ0–DQ35)	C <sub>DQ</sub>	V <sub>DIN</sub> = 0V	4	pF
Clocks Capacitance (K, $\overline{K}$ , C, $\overline{C}$ )	C <sub>CLK</sub>	V <sub>CLK</sub> = 0V	4	pF

### DC Electrical Characteristics (T<sub>A</sub> = 0 to +70°C, V<sub>DD</sub> = 1.8V -5%, +5%)

Parameter	Symbol	Minimum	Maximum	Units	Notes
x36 average power supply operating current (I <sub>OUT</sub> = 0, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> )	I <sub>DD30</sub> I <sub>DD40</sub> I <sub>DD50</sub>		600 550 500	mA	1
x18 average power supply operating current (I <sub>OUT</sub> = 0, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> )	I <sub>DD30</sub> I <sub>DD40</sub> I <sub>DD50</sub>		600 550 500	mA	1
Power supply standby current $(\overline{R} = V_{IH}, \overline{W} = V_{IH}$ . All other inputs = $V_{IH}$ or $V_{IH}$ , $I_{IH} = 0$ )	I <sub>SBSS</sub>	-	200	mA	1
Input leakage current, any input (except JTAG) (V <sub>IN</sub> = V <sub>SS</sub> or V <sub>DD</sub> )	ι <sub>LI</sub>	-2	+2	uA	
Output leakage current (V <sub>OUT</sub> = V <sub>SS</sub> or V <sub>DDQ</sub> , Q in High-Z)	ILO	-5	+5	uA	
Output "high" level voltage (I <sub>OH</sub> = -6mA)	V <sub>OH</sub>	V <sub>DDQ</sub> -0.4	V <sub>DDQ</sub>	V	2, 3
Output "low" level voltage (I <sub>OL</sub> = +6mA)	V <sub>OL</sub>	V <sub>SS</sub>	V <sub>SS</sub> +0.4	V	2, 3
JTAG leakage current /V <sub>IN</sub> = V <sub>SS</sub> or V <sub>DD</sub> )	I <sub>LIJTAG</sub>	-100	+100	uA	4

I<sub>OUT</sub> = chip output current.
Minimum impedance output driver.

3. JEDEC Standard JESD8-6 Class 1 compatible.

4. For JTAG inputs only.

5. Currents are estimates only and need to be verified.

### **Typical AC Input Characteristics**


Item	Symbol	Minimum	Maximum	Notes
AC input logic high	V <sub>IH</sub> (ac)	V <sub>REF</sub> + 0.4		1, 2, 3, 4
AC input logic low	V <sub>IL</sub> (ac)		V <sub>REF</sub> - 0.4	1, 2, 3, 4
Clock input logic high (K, $\overline{K}$ , C, $\overline{C}$ )	V <sub>IH-CLK</sub> (ac)	V <sub>REF</sub> + 0.4		1, 2, 3
Clock input logic low (K, $\overline{K}$ , C, $\overline{C}$ )	V <sub>IL-CLK</sub> (ac)		V <sub>REF</sub> - 0.4	1, 2, 3

1. The peak-to-peak AC component superimposed on V<sub>REF</sub> may not exceed 5% of the DC component of V<sub>REF</sub>.

2. Performance is a function of  $V_{IH}$  and  $V_{IL}$  levels to clock inputs.

3. See the AC Input Definition diagram.

4. See the AC Input Definition diagram. The signals should swing monotonically with no steps rail-to-rail with input signals never ringing back past VIH (AC) and VIL (AC) during the input setup and input hold window. VIH (AC) and VIL (AC) are used for timing purposes only.



#### **AC Input Definition**

#### **Programmable Impedance Output Driver DC Electrical Characteristics**


 $(T_A = 0 \text{ to } +70^{\circ} \text{ C}, V_{DD} = 1.8 \text{ V} -5\%, +5\%, V_{DDQ} = 1.5, 1.8 \text{ V})$ 

Parameter	Symbol	Minimum	Maximum	Units	Notes		
Output "high" level voltage	V <sub>OH</sub>	V <sub>DDQ</sub> / 2	V <sub>DDQ</sub>	V	1, 3		
Output "low" level voltage     V <sub>OL</sub> V <sub>SS</sub> V <sub>DDQ</sub> / 2     V     2, 3							
1. $I_{OH} = \left(\frac{VDDQ}{2}\right) / \left(\frac{RQ}{5}\right) \pm 15\%$ @ $V_{OH} = V_{DDQ} / 2$ For: 175Ω ≤RQ ≤350Ω							
2. $I_{OL} = \left(\frac{VDDQ}{2}\right) / \left(\frac{RQ}{5}\right) \pm 15\%$ @ $V_{OL} = V_{DDQ} / 2$ For: $175\Omega \leq RQ \leq 350\Omega$							
3. Parameter tested with RQ = $250\Omega$ and V <sub>DDQ</sub> = 1.5V.							

### **AC Test Conditions** ( $T_A = 0$ to $+70^{\circ}$ C, $V_{DD} = 1.8$ V -5%, +5%, $V_{DDQ} = 1.5$ , 1.8V)

Parameter	Symbol	Conditions	Units	Notes
Output driver supply voltage	V <sub>DDQ</sub>	1.5, 1.8	V	
Input high level	V <sub>IH</sub>	V <sub>REF</sub> +0.5	V	
Input Low Level	V <sub>IL</sub>	V <sub>REF</sub> -0.5	V	
Input reference voltage	V <sub>REF</sub>	0.75, 0.9	V	
Input rise time	T <sub>R</sub>	0.35	ns	
Input fall time	T <sub>F</sub>	0.35	ns	
Output timing reference level		V <sub>REF</sub>	V	
Clocks reference level		V <sub>REF</sub>	V	
Output load conditions				1, 2
1. See AC Test Loading. 2. Parameter tested with RQ = $250\Omega$ and V <sub>DDQ</sub> = 1.5V.				

## AC Test Loading



Parameter	Symbol	30 (333M		Units	Notes	
	Ţ	Min	Max			
Clock			·	·	<u>.</u>	
Cycle time (K, $\overline{K}$ , C, $\overline{C}$ )	t <sub>KHKH</sub>	3.0	3.6	ns		
Clock phase jitter (K, $\overline{K}$ , C, $\overline{C}$ )	t <sub>KC-VAR</sub>		0.12	ns		
Clock high pulse (K, $\overline{K}$ , C, $\overline{C}$ )	t <sub>KHKL</sub>	1.2		ns		
Clock low pulse (K, $\overline{K}$ , C, $\overline{C}$ )	t <sub>KLKH</sub>	1.2		ns		
Clock to clock ( $K_H > \overline{K}_H, C_H > \overline{C}_H$ )	t <sub>KH</sub> ₩	1.3		ns		
Clock to data clock ( $K_H > C_H, \overline{K}_H > \overline{C}_H$ )	<sup>t</sup> кнсн	0.0	1.3	ns		
DLL lock (K, C)	t <sub>KC-lock</sub>	1024		cycle		
K static to DLL reset	t <sub>KC-reset</sub>	30		cycle		
Output Times				•		
C, $\overline{C}$ high to output valid	t <sub>CHQV</sub>		0.27	ns	1, 3	
C, $\overline{C}$ high to output hold	t <sub>CHQX</sub>	-0.27		ns	1, 3	
C, $\overline{C}$ high to echo clock valid	t <sub>CHCQV</sub>		0.25	ns	3	
C, $\overline{C}$ high to echo clock hold	t <sub>CHCQX</sub>	-0.25		ns	3	
CQ, $\overline{CQ}$ high to output valid	t <sub>CQHQV</sub>		0.27	ns	1, 3	
CQ, $\overline{CQ}$ high to output hold	t <sub>CQHQX</sub>	-0.27		ns	1, 3	
C high to output high-Z	t <sub>CHQZ</sub>		0.27	ns	1, 3	
C high to output low-Z	t <sub>CHQX1</sub>	-0.27		ns	1, 3	
Setup Times						
Address valid to K, $\overline{K}$ rising edge	t <sub>AVKH</sub>	0.33		ns	2	
Control inputs valid to K rising edge	t <sub>IVKH</sub>	0.33	—	ns	2	
Data-in valid to K, $\overline{K}$ rising edge	t <sub>DVKH</sub>	0.30	—	ns	2	
Hold Times						
K rising edge to address hold	t <sub>KHAX</sub>	0.33		ns	2	
K rising edge to control inputs hold	t <sub>KHIX</sub>	0.33	—	ns	2	
K, $\overline{K}$ rising edge to data-in hold	t <sub>KHDX</sub>	0.30	—	ns	2	

### **AC Characteristics** (T<sub>A</sub> = 0 to +70°C, V<sub>DD</sub> = 1.8V -5%, +5%)

1. See AC Test Loading on page 15.

2. During normal operation,  $V_{IH}$ ,  $V_{IL}$ ,  $T_{RISE}$ , and  $T_{FALL}$  of inputs must be within 20% of  $V_{IH}$ ,  $V_{IL}$ ,  $T_{RISE}$ , and  $T_{FALL}$  of clock.

3. If C,  $\overline{C}$  are tied high, then K,  $\overline{K}$  become the references for C,  $\overline{C}$  timing parameters.

Parameter	Symbol	4 (250)	-	5 (2001	-	Units	Notes
		Min	Max	Min	Max		
Clock							
Cycle time (K, $\overline{K}$ , C, $\overline{C}$ )	t <sub>кнкн</sub>	4.0	5.85	5.0	6.3	ns	
Clock phase jitter (K, $\overline{K}$ , C, $\overline{C}$ )	t <sub>KC-VAR</sub>		0.2		0.2	ns	
Clock high pulse (K, $\overline{K}$ , C, $\overline{C}$ )	t <sub>KHKL</sub>	1.6		2.0		ns	
Clock low pulse (K, $\overline{K}$ , C, $\overline{C}$ )	t <sub>KLKH</sub>	1.6		2.0		ns	
Clock to $\overline{\text{clock}}(K_{H} > \overline{K}_{H}, C_{H} > \overline{C}_{H})$	t <sub>ĸн⊼</sub> н	1.8		2.2		ns	
Clock to data clock ( $K_H > C_H$ , $\overline{K}_H > \overline{C}_H$ )	<sup>t</sup> кнсн	0.0	1.8	0.0	2.3	ns	
DLL lock (K, C)	t <sub>KC-lock</sub>	1024		1024		cycle	
K static to DLL reset	t <sub>KC-reset</sub>	30		30		cycle	
Output Times							
C, $\overline{C}$ high to output valid	t <sub>CHQV</sub>		0.35		0.38	ns	1, 3
C, $\overline{C}$ high to output hold	t <sub>CHQX</sub>	-0.35		-0.38		ns	1, 3
C, $\overline{C}$ high to echo clock valid	t <sub>CHCQV</sub>		0.33		0.36	ns	3
C, $\overline{C}$ high to echo clock hold	t <sub>CHCQX</sub>	-0.33		-0.36		ns	3
CQ, CQ High to output valid	t <sub>CQHQV</sub>		0.35		0.36	ns	1, 3
CQ, $\overline{CQ}$ high to output hold	t <sub>CQHQX</sub>	-0.35		-0.36		ns	1, 3
C High to output high-Z	t <sub>CHQZ</sub>		0.35		0.38	ns	1, 3
C High to output low-Z	t <sub>CHQX1</sub>	-0.35		-0.38		ns	1, 3
Setup Times							
Address valid to K, $\overline{K}$ rising edge	t <sub>AVKH</sub>	0.4	—	0.5	_	ns	2
Control inputs valid to K rising edge	t <sub>IVKH</sub>	0.4	—	0.5	-	ns	2
Data-in valid to K, $\overline{K}$ rising edge	t <sub>DVKH</sub>	0.35	—	0.4	—	ns	2
Hold Times							
K rising edge to address hold	t <sub>KHAX</sub>	0.4	—	0.5	—	ns	2
K rising edge to Control Inputs Hold	t <sub>KHIX</sub>	0.4	—	0.5	—	ns	2
K, $\overline{K}$ rising edge to data-in hold	t <sub>KHDX</sub>	0.35	_	0.4	_	ns	2


### **AC Characteristics** (T<sub>A</sub> = 0 to + 70°C, V<sub>DD</sub> = 1.8V -5%, +5%)

1. See AC Test Loading on page 15.

2. During normal operation,  $V_{IH}$ ,  $V_{IL}$ ,  $T_{RISE}$ , and  $T_{FALL}$  of inputs must be within 20% of  $V_{IH}$ ,  $V_{IL}$ ,  $T_{RISE}$ , and  $T_{FALL}$  of clock.

3. If C,  $\overline{C}$  are tied high, then K,  $\overline{K}$  become the references for C,  $\overline{C}$  timing parameters.





### Read, Write, and NOP Timing Diagram

#### Notes:

- 1. Q01 refers to the output from address A. Q02 refers to the output from the next internal burst address following A. 2. Outputs are disabled (high impedance) one clock cycle after a NOP.
- 3. The second NOP cycle is not necessary for correct device operation, however, at high clock frequencies, it
- might be required to prevent bus contention.



#### IEEE 1149.1 TAP and Boundary Scan

The SRAM provides a limited set of JTAG functions to test the interconnection between SRAM I/Os and printed circuit board traces or other components. There is no multiplexer in the path from I/O pins to the RAM core.

In conformance with IEEE Standard 1149.1, the SRAM contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

The TAP controller has a standard 16-state machine that resets internally on power-up. Therefore, a TRST signal is not required.

#### Signal List

- TCK: test clock
- TMS: test mode select
- TDI: test data-in
- TDO: test data-out

### JTAG DC Operating Characteristics (T<sub>A</sub> = 0 to +70° C)

Operates with JEDEC Standard 8-5 (1.8V) logic signal levels

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
JTAG input high voltage	V <sub>IH1</sub>	1.3	—	V <sub>DD</sub> +0.3	V	1
JTAG input low voltage	V <sub>IL1</sub>	-0.3	—	0.5	V	1
JTAG output high level	V <sub>OH1</sub>	V <sub>DD</sub> -0.4	—	V <sub>DD</sub>	V	1, 2
JTAG output low level	V <sub>OL1</sub>	V <sub>SS</sub>	—	0.4	V	1, 3
1. All JTAG inputs and outputs are LVTTL-compatible. 2. $I_{OH1} \ge -I2mAI$ 3. $I_{OL1} \ge +I2mAI$ .						


#### **JTAG AC Test Conditions** (T<sub>A</sub> = 0 to +70° C, V<sub>DD</sub> = 1.8V -5%, +5%)

Parameter	Symbol	Conditions	Units
Input pulse high level	V <sub>IH1</sub>	1.3	V
Input pulse low level	V <sub>IL1</sub>	0.5	V
Input rise time	T <sub>R1</sub>	1.0	ns
Input fall time	T <sub>F1</sub>	1.0	ns
Input and output timing reference level		0.9	V

<b>JTAG AC Characteristics</b>	$(T_A = 0 \text{ to } + 70^\circ \text{ C}, \text{ V})$	/ <sub>DD</sub> = 1.8V -5%, +5%)
--------------------------------	---	----------------------------------

Parameter	Symbol	Minimum	Maximum	Units	Notes
TCK cycle time	t <sub>тнтн</sub>	20	—	ns	
TCK high pulse width	t <sub>THTL</sub>	7	_	ns	
TCk low pulse width	t <sub>тстн</sub>	7	—	ns	
TMS setup	t <sub>MVTH</sub>	4	—	ns	
TMS hold	t <sub>THMX</sub>	4	—	ns	
TDI setup	t <sub>DVTH</sub>	4	—	ns	
TDI hold	t <sub>THDX</sub>	4	—	ns	
TCK low to valid data	t <sub>TLOV</sub>	—	7	ns	1

## JTAG Timing Diagram





#### **Scan Register Definition**

Register Name	Bit Size x18 or x36
Instruction	3
Bypass	1
ID	32
Boundary Scan	109

## **ID Register Definition**

	Field Bit Number and Description						
Part	Revision Number (31:29)	Part Configuration (28:12)	JEDEC Code (11:1)	Start Bit (0)			
2M x 18	000	00def0wx0t0q0b0s0	000 101 001 00	1			
1M x 36	000	00def0wx0t0q0b0s0	000 101 001 00	1			
Part Configuration Defi def = 010 for 36Mb wx = 11 for x36, 10 for x1 t = 1 for DLL, 0 for non-D q = 1 for QUADB4, 0 for b = 1 for burst of 4, 0 for s = 1 for separate $I/0$ , 0 for	8 LL DDR-II burst of 2						



#### **Instruction Set**

Code	Instruction	TDO Output	Notes
000	EXTEST	Boundary Scan Register	2,6
001	IDCODE	32-bit Identification Register	
010	SAMPLE-Z	Boundary Scan Register	1, 2
011	PRIVATE	Do not use	5
100	SAMPLE	Boundary Scan Register	4
101	PRIVATE	Do not use	5
110	PRIVATE	Do not use	5
111	BYPASS	Bypass Register	3

1. Places Qs in high-Z in order to sample all input data, regardless of other SRAM inputs.

2. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.


 BYPASS register is initiated to V<sub>SS</sub> when BYPASS instruction is invoked. The BYPASS register also holds the last serially loaded TDI when exiting the shift-DR state.

- 4. SAMPLE instruction does not place DQs in high-Z.
- 5. This instruction is reserved. Invoking this instruction will cause improper SRAM functionality.
- 6. This EXTEST is not IEEE 1149.1-compliant. By default, it places Q in high-Z. If the internal register on the scan chain is set high, Q will be updated with information loaded via a previous SAMPLE instruction. The actual transfer occurs during the update IR state after EXTEST is loaded. The value of the internal register can be changed during SAMPLE and EXTEST only.

#### List of IEEE 1149.1 Standard Violations


- 7.2.1.b, e
- 7.7.1.a-f
- 10.1.1.b, e
- 10.7.1.a-d
- 6.1.1.d

#### **JTAG Block Diagram**





### **TAP Controller State Machine**





-		0		0	
Order	Pin ID	Order	Pin ID	Order	Pin ID
1	6R	37	10D	73	2C
2	6P	37	9E	74	ЗE
3	6N	39	10C	75	2D
4	7P	40	11D	76	2E
5	7N	41	9C	77	1E
6	7R	42	9D	78	2F
7	8R	43	11B	79	3F
8	8P	44	11C	80	1G
9	9R	45	9B	81	1F
10	11P	46	10B	82	3G
11	10P	47	11A	83	2G
12	10N	48	10A	84	1H
13	9P	49	9A	85	1J
14	10M	50	8B	86	2J
15	11N	51	7C	87	ЗК
16	9M	52	6C	88	ЗJ
17	9N	53	8A	89	2K
18	11L	54	7A	90	1K
19	11M	55	7B	91	2L
20	9L	56	6B	92	3L
21	10L	57	6A	93	1M
22	11K	58	5B	94	1L
23	10K	59	5A	95	ЗN
24	9J	60	4A	96	ЗМ
25	9K	61	5C	97	1N
26	10J	62	4B	98	2M
27	11J	63	ЗA	99	ЗP
28	11H	64	2A	100	2N
29	10G	65	1A	101	2P
30	9G	66	2B	102	1P
31	11F	67	3B	103	3R
32	11G	68	1C	104	4R
33	9F	69	1B	105	4P
34	10F	70	3D	106	5P
35	11E	71	ЗC	107	5N
36	10E	72	1D	108	5R
				109	Internal


### Boundary Scan Exit Order The same length is used for x18 and x36 I/O configuration.

1) NC pins as defined on FBGA pinouts on page 2 are read as "don't cares".

2) State of Internal pin (#109) is loaded via JTAG.



### 11 x 15 FBGA Dimensions





## **ORDERING INFORMATION**

### Commercial Range: 0°C to +70°C

Speed	Order Part No.	Organization	Package
250 MHz	IS61DDB41M36-250M3	1Mx36	165 BGA
	IS61DDB42M18-250M3	2Mx18	165 BGA
	IS61DDB42M18-250M3L	2Mx18	165 BGA, Lead-free