1 Tutorial: Fractal Image Generation using APU on the Virtex-4 FX Platform (EDK 10.1)



Overview

This tutorial will demonstrate how to create, simulate and build an application targeting the Xilinx Virtex-4 FX platform, including the use of data streams and the Auxiliary Peripheral Unit (APU) interface. It includes all steps necessary to create a new platform using the Xilinx EDK 10.1 tools.

This example is described in Chapter 13 of Practical FPGA Programming in C.



This tutorial will require approximately one hour to complete, including software run times. To complete the application, you will need access to a **Xilinx ML403** development board (or equivalent board equipped with a **Xilinx Virtex-4 FX** device), and a VGA monitor as shown above.

You should also download and read the following Xilinx Application Note APP901:

Accelerating Software Applications Using the APU Controller and C-to-HDL Tools.

General Steps

2

This tutorial will take you through the entire process of creating a hardware-accelerated system in the **Virtex-4 FX FPGA** using the Impulse and Xilinx tools. This is an advanced tutorial with many detailed steps, but can be summarized as the following general steps:

- 1. Describe and simulate the application using C language and the Impulse CoDeveloper tools.
- 2. Automatically generate hardware, in the form of VHDL source files, for the hardware accelerator portion of the application.
- 3. Export the generated files to an **EDK** project directory.
- 4. Build a new **EDK** project describing the PowerPC and all required peripherals, including the **TFT** display peripheral.
- 5. Attach the hardware accelerator generated in step 2 to the **PowerPC** via the **APU** interface.
- 6. Add all needed software files representing the application to be run on the PowerPC.
- 7. Run synthesis and place-and-route to generate a downloable bitmap.
- 8. Download the application to the **ML403** board using a JTAG programming cable.

Detailed Steps

Loading the Sample Application Understanding the Mandelbrot Application Compiling the Application for Simulation Building the Application for Hardware Exporting the Hardware and Software Files Creating the ML403 Test Platform Adding the Mandelbrot Hardware Adding the Software Application Files Building and Downloading the Application

1.1 Loading the Sample Application

Mandelbrot Extended Tutorial for Virtex-4 FX, Step 1

To begin, start the **CoDeveloper Application Manager** by selecting Application Manager from the **Start -> Programs -> Impulse Accelerated Technologies -> CoDeveloper** program group.

Open the Xilinx Virtex-4 FX Mandelbrot sample project by selecting Open Project from the File menu, or by clicking the Open Project toolbar button. Navigate to the .\Examples\Embedded\Mandelbrot_Virtex4FX\ directory within your CoDeveloper installation. (You may wish to copy this example to an alternate directory before beginning.) Opening the project will result in the display of a window similar to the following:



Files included in the Mandelbrot project include:

Source file mand_accel_hw.c - This source files includes the Mandelbrot fractal image generator process, and also includes the application's configuration function.

Source file mand_accel_sw.c - This source file includes the test application that runs on the target **PowerPC** processor. The test application includes a **main()** function, and a consumer/producer function. As written, this test application can be compiled either on the **PowerPC** processor or as a desktop simulation executable.

Source file mand.h - This source files includes global definitions, including the image size and precision. This file also includes macros used for fixed-point math operations.

Other .C and .H source files - The remainder of the application source files are used for displaying the results of the application (the generated fractal image) on an LCD display, and for creating a timer used to compare performance.

See Also

Understanding the Mandelbrot Application

1.2 Understanding the Mandelbrot Application

Mandelbrot Extended Tutorial for Virtex-4 FX, Step 2

Fractal texturing is a technique used in image rendering to create imagery with an organic appearance. The Mandelbrot image generation algorithm is one example of fractal texturing. This sample application is a fractal image generator that calculates and displays an image such as the one shown below:



To generate this image, the algorithm examines all points in a subregion of a complex plane that has both real and imaginary parts between -2 and +2. The maximum number of iterations to determine if a given point converges is defined by **MAX_ITERATIONS**, which is defined in source file **mand.h**. You can increase this value for more precision in the generated output.

The generator is implemented as a single **Impulse C** process. The process accepts configuration data defining the image subregion on a single input stream, and generates the resulting image as a stream of pixels on the output stream. The provided software test bench is compatible with the **PPC405** processor in the **Virtex-4 FX**, and communicates with the hardware process via the **APU (Auxiliary Peripheral Unit)** interface.

The Virtex-4 APU Controller

The APU controller provides a flexible and high-bandwidth data transfer mechanism between the FPGA fabric (via the **Fabric Control Modules**, or **FCMs**) and the embedded **PowerPC** processor on **Virtex-4 FX FPGAs**. The **APU** interface is connected directly to the instruction pipeline and to one or more **FCMs**. The advantage of this approach is that the typical latency associated with arbitration on a peripheral bus (such as **PLB** or **OPB**) is absent.

The Virtex-4 APU controller performs two main functions:

- The **APU** provides a synchronization mechanism between the **PowerPC** processor and the **FCM**, which may be running at a lower clock rate.
- The **APU** decodes instructions or allows the **FCM** to decode instructions. Execution, however, is always carried out by the **FCM**.

When the instruction is due for decoding, it is presented to both the **PowerPC** processor and **APU** controller. If the instruction is not recognized as a CPU instruction, the **PowerPC** processor looks for a response from the APU controller to signal a valid instruction. If valid, the required operands are fetched and passed to the APU for processing. Instructions directed towards the **FCM** can be either predefined in the **Instruction Set Architecture (ISA)**, such as floating-point instructions, or can be user-defined instructions. The CoDeveloper toolset creates hardware cores designed to interface with the **PLB** interface for easy integration into FPGA systems using **XPS**. In this example, **CoDeveloper** uses the load/store instructions (predefined by the **ISA**) to transfer data between the **PowerPC** data

memory system and the FCM.

See Also

Compiling the Application for Simulation

1.3 Compiling the Application for Simulation

Mandelbrot Extended Tutorial for Virtex-4 FX, Step 3

The software test bench provided with this example (in **mand_sw.c**) has been written in such a way that it can be compiled either to an FPGA as hardware (using fixed point math operations) or be compiled for desktop simulation, using either fixed or floating point math operations. This makes it possible to compile and simulate the application for the purpose of functional verification.

Select **Project -> Build Simulation Executable** (or click the **Build Simulation Executable** button) to build the **Mand.exe** executable. The **CoDeveloper** transcript window will display the compile and link messages as shown below:



You now have a Windows executable representing the application implemented as a desktop (console) software application. You can run this executable by selecting **Project** -> **Launch Simulation Executable**. A command window will open and the simulation executable will run as shown below:



When complete, two **BMP** format files will be created in the project directory that represent the generated hardware and software images, which have been sized for eventual display on the output **LCD** (640×480):



See Also

Building the Application for Hardware

1.4 Building the Application for Hardware

Mandelbrot Extended Tutorial for Virtex-4 FX, Step 4

Specifying the Platform Support Package

To specify a platform target, open the **Generate Options** dialog as shown below:

Platform Support Package: Xilinx Virtex-4 APU (VHDL) CoBuilder Optimization Options CoBuilder Constant propagation Coalarize array variables Relocate loop invariant expressions	Directories
CoBuilder Generation Options	hw Software build directory:
 Generate dual clocks Active-low reset Use std_logic types for VHDL interfaces 	Hardware export directory: EDK
Do not include co_ports in bus interface Library options:	EDK
 Include floating point library Use higher latency, faster clock operators Allow double-precision types and operators 	

Specify Xilinx Virtex-4 APU as shown. Also specify hw and sw for the hardware and software directories as shown, and specify EDK for the hardware and software export directories. (EDK is the directory in which you will be creating a Xilinx Platform Studio project.)

Also ensure that the **Generate dual clocks** option is selected as shown. (The **Generate dual clocks** option is important because you will be clocking the **PowerPC** processor at a different rate than the generated FPGA logic.)

Click **OK** to save the options and exit the dialog.

Generate HDL for the Hardware Process

To generate hardware in the form of HDL files, and to generate the associated software interfaces and library files, select **Generate HDL** from the **Project** menu, or click the **Generate HDL** button as shown:



A series of processing steps will run in a command window as shown below:



Note: the processing of this example may require a minute or more to complete, depending on the performance of your system.

When processing has completed you will have a number of resulting files created in the **hw** and **sw** subdirectories of your project directory. These files are ready to be exported into a **Xilinx Platform Studio** project directory.

See Also

Exporting the Hardware and Software Files

1.5 Exporting the Hardware and Software Files

Mandelbrot Extended Tutorial for Virtex-4 FX, Step 5

Recall that in the previous step you specified the directory **EDK** as the export target for hardware and software. These export directories specify where the generated hardware and software processes are to be copied when the Export Software and Export Hardware features of CoDeveloper are invoked.

Within these target directories (in this case **EDK**), the specific destination for each file previously generated is determined from the Platform Support Package architecture library files. It is therefore important that the correct Platform Support Package (in this case **Xilinx Virtex-4 APU**) is selected prior to starting the export process.

To export the files from the build directories (in this case hw and sw) to the export directories (in this case the EDK directory), select Project -> Export Generated Hardware (HDL) and Project -> Export Generated Software, or select the Export Generated Hardware and Export Generated Software buttons from the toolbar.

Export the Hardware Files

Note: you must select BOTH Export Software and Export Hardware before going onto the next step.

You have now exported all necessary files from CoDeveloper for use in the Xilinx tools environment. By opening a **Windows Explorer** window, you can see how the hardware and software files have been copied into subdirectories of your **EDK** directory. In particular, notice that CoDeveloper has created a **pcores\apu_mand_v1_00_a** directory containing the generated HDL and other related files. This generated directory structure will allow you to import the generated core directly into the **Platform Studio** tools.

See Also

Creating the ML403 Test Platform

1.6 Creating the ML403 Test Platform

Mandelbrot Extended Tutorial for Virtex-4 FX, Step 7

At this point you have:

10

- Created hardware for the Mandelbrot accelerator.
- Exported the generated hardware to the **EDK** subdirectory as a pcore.
- Exported the **PowerPC** software application files to the **EDK** subirectory.

In this tutorial section, you will be making use of the **Platform Studio** tools, including the **Base System Builder Wizard**, to define and build a new **PowerPC**-based platform targeting the **Xilinx ML403** development board. You will first create a test platform allowing you to download and verify your **PowerPC** and its standard peripherals. After successfully creating and testing the basic platform, you will add the necessary hardware and software files to build, download and test the **Mandelbrot** sample application.

Note: If you are using a different **Virtex-4 FPGA** development board, you will need to obtain an associated **XBD** file from your board vendor, as described in the introduction to this tutorial.

Using Base System Builder to Create the Platform

To begin, start the Xilinx Platform Studio tools and select the Base System Builder wizard as shown below:

reate i	new or open existing project	
SB		
	O Blank XPS project	
	O Open a recent project	
BIOMS	e for more Projects	
wse in	stalled EDK examples (projects) <u>here</u>	

Click the **OK** button to proceed. When asked for a project name and location, specify the **EDK** subdirectory of your project, and accept the default project name (system.xmp) as shown below:

Initializing FPGA on-chip memor embedded software	Platform Stud	io Project			? 🔀
Create New YDS Design Using BSB Witzard	Save in:	EDK	•	🗢 🗈 💣 📰 •	
New project	à	Code			
Project file	My Recent Documents	pcores			
Browse	B				
Advanced options (optional: F1 for help)	Desktop				
Set Project Peripheral Repositories					
Browse	My Documents				
OK Cancel					
	My Computer				
[Platform Studio]	My Network	File name:	system.xmp	•	Save
	i iddes	Save as type:	Platform Studio Project (*.xmp)	•	Cancel

Press the **OK** button to continue.

You will now be presented with the **Base System Builder wizard**. Select the **I would like to create a new design** option, then click **Next** to continue:

	Embedded Development Kit Platform Studio
Vel	ome to the Base System Builder!
his to	I will lead you through the steps necessary to create an embedded system.
	e begin by selecting one of the following options:
Pleas	o begin by tolocally one of the following options.
Plea:	would like to create a new design
Plea:	would like to create a new design would like to load an existing .bsb settings file (saved from a previous session)

Next, select your target board using the **Board vendor** and **Board name** drop-down lists. To use the **Xilinx ML403** board with attached LCD display, choose the **Virtex 4 ML403 with TFT** as shown:

 I would like 	to create a system for the following development board
Board vendor:	×ilinx
Board name:	Virtex 4 ML403 with TFT
Board revision:	1
Note: Visit the	vendor website for additional board support materials.
Vendor's Webs	ite Contact Info
Download Third	1 Party Board Definition Files
🔿 I would like	to create a system for a custom board
Board descriptio	n

Click the **Next** button to proceed to the next wizard page.

On the **Select Processor** page, make sure **PowerPC** is selected as the target processor, then click **Next**:

krchitecture:	Device:	Package:	Speed g	rade:
virtex4	xc4vfx12	💉 ff668	-10	~
ect the processor	uou would like to use i	in this design:		
ect the processor	you would like to use i	in this design:		
ect the processor	you would like to use i	in this design:		

On the **Configure PowerPC Processor** page, specify the following options:

Processor clock frequency: 200 MHz Debug I/O: JTAG Cache setup: Enable On-chip memory: 16 KB each for data and instruction

	frequency	r clock y:	Bus clock frequer	icy:
100.00	MHz 200.00	MHz	100.00	MHz
Ensure that your b	pard is configured I	for the specifed f	requency.	
Reset polarity:	Active LOW]		
Processor configur	ation			
- Debug L/E				
FPGA JTAG				
	user pins onlu			
	and trace nine			
	and trace pins			
O No debug		On-cl	hip memory (OCM) -	
		(Use	BRAM)	
	12200	Data	:	
Pow	rerPC —	_ 161	KB 🔛	
		Instru	uction:	
	T	161		
- Cache setup		161		
Cache setup	T	161		
Cache setup Cache setup Enable For optimal perfor and/or cachelin	rmance, enable bu	urst 16 H		
Cache setup Cache setup Enable For optimal perfor and/or cachelin	rmance, enable bu	urst		
Cache setup Cache setup Enable For optimal perfor and/or cachelin Enable floating	rmance, enable bu e on memory point unit (FPU)	urst		

Click **Next** to continue. You will now be presented with a series of pages for configuring various I/O interfaces. Select the **RS232_Uart** and **LEDs_4Bit** peripherals as shown, but do not select the **LEDs_Positions** and the **Push_Button_Position** peripheral:

🗢 Base System Builder - Configure 10 Interfaces (1 of 3)	×
The following external memory and IO devices were found on your board:	
Xilinx Virtex 4 ML403 with TFT Revision 1	
Please select the IO devices which you would like to use:	
10 devices	
RS232_Uart	Data Sheet
Peripheral: XPS UARTLITE	
Baudrate (bits per seconds): 9600	
Data bits: 8	
Parity: NONE	
Use interrupt	
LEDs_4Bit	Data Sheet
Peripheral: XPS GPI0	
Use interrupt	
	Data Sheet
Push_Buttons_Position	
	Data Sheet
More Info Sack Next >	Cancel

Click Next.

🗢 Base System Builder - Configu	re 10 Interfaces (2 of 3)	
The following external memory and IO dev	vices were found on your board	t
Xilinx Virtex 4 ML403 Evaluation Platform F	Revision 1	
Please select the IO devices which you w	ould like to use:	
-10 devices		
		Data Sheet
SysACE_CompactFlash		Data Sheet
Cypress_USB		Data Sheet
		Data Sheet
Peripheral: MPMC		
Ethernet_MAC		Data Sheet Note
More Info	< Back N	lext > Cancel

On the next wizard page, select only the **DDR_SDRAM** peripheral:

Click Next.

On the page that follows, do not select any of the peripherals:

🗢 Base System Builder - Configure IO Interfaces (3 of 3)	
The following external memory and IO devices were found on your board: Xilinx Virtex 4 ML403 Evaluation Platform Revision 1 Please select the IO devices which you would like to use: 10 devices	
TriMode_MAC_GMII	Data Sheet
SRAM	Data Sheet
FLASH	Data Sheet

Click Next.

On the Add Internal Peripherals page, remove the plb_bram_if_cntlr_1 as shown:

Add other peripherals that do not interact with off-chip compo 'Add Peripheral'' button to select from the list of available peri	nents. Use the ipherals.
f you do not wish to add any non-IO peripherals, click the "N	ext" button.
	Add Peripheral.
Peripherals	
xps_bram_if_cntlr_1	Perrora
Perioheral: XPS BBAM IF CNTLB	Remove

Click Add Peripherals... to add an XPS TIMER to the design.

d Peripheral'' bu	tton to select from the list of available peripherals.	
ou do not wish to	add any non-IO peripherals, click the "Next" button.	
		Add Peripher
eripherals		-
	🔷 Add Peripheral ?	
	Select the peripheral you want to add:	
	XPS BRAM IF CNTLR	
	XPS BRAM IF CNTLR XPS TIMEBASE WDT	
	XPS TIMER	

Set up the **xps_timer_1** as shown below:

dd Peripheral'' button to select from the list of available periphe.	erals.
you do not wish to add any non-10 peripherals, click the "Next"	' button.
	Add Periphera
Peripherals	
xps_umer_1	Remove
Periphera: XPS TIMER	Data Sheet
Counter bit width: 32	
Timer mode	
O Two timers are present	
One timer is present	

Click Next.

On the Cache Setup page, enable both cache selections as shown:

I have enabled th	ie cache feature on l	he PowerPC processor.	
ache setup			
ize of instruction	and data cache (car	not be changed on PPC):	
Instruction C	ache (ICache) Size:	16 KB	~
Data Cache	(DCache) Size:	16 KB	~
elect the memory	peripherals you wou	ld like to cache:	
ICache:	DCache:	Cacheal	ole Memories:
		DDR_SI	DRAM

Click Next.

The wizard will now ask if you want to create memory and peripheral test applications. Select the **Peripheral selftest** application, but do not select the **Memory test** application:

STDIN:	RS232_Uart
STDOUT:	RS232_Uart
oot Memory:	ppc405_0_iocm_cntlr
ample applica	ition selection
ample applica elect the sam	<mark>ition selection</mark> iple C application that you would like to have generated. Each application will
ample applica ielect the sam nclude a linker Memory te	i <mark>tion selection</mark> iple C application that you would like to have generated. Each application will r script. ist
ample applica ielect the sam holude a linker Memory te Illustrate sy	i <mark>tion selection</mark> iple C application that you would like to have generated. Each application will r script. ist istem aliveness and perform a basic read/write test to each memory in your syste

Click Next.

You will now be prompted for memory locations for **Instruction**, **Data** and **Stack/Heap** for the **PeripheralTest** application. Select **ppc405_0_iocm_cntlr** for the **Instruction** field, and **ppc405_0_docm_cntlr** for the **Data** and **Stack/Heap** fields as shown below:

he Peripheral S selftest functior	elftest application includes a simple self test n exists in the driver the peripheral).	for each periperhal in your system (if suc
PeripheralTest		
Select the men	nory devices which will be used to hold the I	following program sections:
Select the men Instruction:	nory devices which will be used to hold the l ppc405_0_iocm_cntlr	following program sections:
Select the men Instruction: Data:	nory devices which will be used to hold the l ppc405_0_iocm_cntlr ppc405_0_docm_cntlr	following program sections:

Click Next.

The wizard will now display a summary of your platform selections:

4

rect, hit <generate: herwise return to the</generate: 	 to enter the information into previous page to make cor 	o the XPS data base rections.	e and generate the system file		
Processor: ppc405 Processor clock fre Bus clock frequend On Chip Memory : Total Off Chip Mem - MPMC = 64 MB	_0 equency: 200.00 MHz sy: 100.00 MHz 32 KB lory : 64 MB				
The address maps b editing features of X PIB Bus · PIB 1	elow have been automatica PS. V46 Inst name: nlh A	Ily assigned. You o	an modify them using the		
LB Bus : PLB_V46 Inst. name: pid Attached Components: Core Name Instance Name Base Addr High Addr					
 Core Name	Instance Name	Base Addr	High Addr		
Core Name xps_uartlite	Instance Name RS232_Uart	Base Addr 0x84000000	High Addr 0x8400FFFF		
 Core Name xps_uartlite xps_gpio	Instance Name RS232_Uart LEDs_4Bit	Base Addr 0x84000000 0x81400000	High Addr 0x8400FFFF 0x8140FFFF		
Core Name xps_uartlite xps_gpio xps_timer	Instance Name RS232_Uart LEDs_4Bit xps_timer_1	Base Addr 0x84000000 0x81400000 0x83C00000	High Addr 0x8400FFFF 0x8140FFFF 0x83C0FFFF		
Core Name xps_uartlite xps_gpio xps_timer Processor OCM:	Instance Name RS232_Uart LEDs_4Bit xps_timer_1	Base Addr 0x84000000 0x81400000 0x83C00000	High Addr 0x8400FFFF 0x8140FFFF 0x83C0FFFF		
Core Name xps_uartlite xps_gpio xps_timer Processor OCM: Core Name	Instance Name RS232_Uart LEDs_4Bit xps_timer_1 Instance Name	Base Addr 0x84000000 0x81400000 0x83C00000 Base Addr	High Addr 0x8400FFFF 0x8140FFFF 0x83C0FFFF High Addr		
Core Name xps_uartlite xps_gpio xps_timer Processor OCM: Core Name isbram_if_cntlr	Instance Name RS232_Uart LEDs_4Bit xps_timer_1 Instance Name ppc405_0_iocm_cnttr	Base Addr 0x84000000 0x81400000 0x83C00000 Base Addr 0xFFFFC000	High Addr 0x8400FFFF 0x8140FFFF 0x83C0FFFF High Addr 0xFFFFFFFF		
Core Name xps_uartlite xps_gpio xps_timer Processor OCM: Core Name isbram_if_cntlr Processor OCM:	Instance Name RS232_Uart LEDs_4Bit xps_timer_1 Instance Name ppc405_0_iocm_cnttr	Base Addr 0x81400000 0x83C00000 Base Addr 0xFFFFC000	High Addr 0x8400FFFF 0x8140FFFF 0x83C0FFFF High Addr 0xFFFFFFFF		
Core Name xps_uartlite xps_gpio xps_timer Processor OCM: Core Name isbram_if_cnttr Processor OCM: Core Name	Instance Name RS232_Uart LEDs_4Bit xps_timer_1 Instance Name ppc405_0_iocm_cnttr Instance Name	Base Addr 0x84000000 0x81400000 0x83C00000 Base Addr 0xFFFFC000 Base Addr	High Addr 0x8400FFFF 0x8140FFFF 0x83C0FFFF High Addr 0xFFFFFFFF High Addr		

Click the **Generate** button to generate the platform with the specified configurations. After the platform has been generated, the wizard will display a final page, and will give you the option of saving the platform settings to a **.BSB** file. This file can be used when creating new platforms with similar settings.



Click Finish to exit the wizard.

The Platform Studio interface will now appear similar to the following:



Building and Running the Peripheral Test

Before creating and building the Mandelbrot sample application, it is a good idea to do a quick test of the platform, using the **Peripheral Selftest** application created by **Base System Builder**. To build the test application, you must first generate the **PowerPC** libraries, peripheral drivers, and other files needed for the software portion of the application. To do this, select the **Generate Libraries and BSPs** command from the **Software** menu as shown below:



When the libraries have been built, **Platform Studio** will display a message similar to the following:

×	Libraries generated in D:\TestingExamples\Mandelbrot_Virtex4FX\EDK\ppc405_0\lib\ directory
	Running execs_generate for OS'es, Drivers and Libraries
MODUI,	LibGen Done. Done!
COU	Output Warning Error

Next, select the **Generate Bitstream** command from the **Hardware** menu. This command starts the synthesis and place-and-route process, resulting in a downloadable **.BIT** file.

File E	dit View Project	Har	dware	Software	Device Configuration
6	📑 🗄 🛤 🖓 🖁	88	Gener	ate Netlist	
^o roject Inf	ormation Area		Gener	ate Bitstre	am 🖡
Project	Applications	188	Creat	e or Import	: Peripheral
Software Projects			Config	gure Copro	cessor
Add Software Applicat			Check	(and View (Core Licenses
De	fault: ppc405_0_b	9	Clean	Netlist	
	oject: TestApp_	2	Clean	Bits	
E S	ecutable: D:\Test	13	Clean	Hardware	

After the bitstream generation has completed, make sure your **JTAG** cable is plugged in properly and the **ML403** board is powered up. Select **Download Bitstream** from the **Device Configuration** menu as shown below:

Project Information Area 🚔 Download	
	Bitstream
Project Applications IP Catalog 🔄 Program F	lash Memory
Software Projects	

When the FPGA has been successfully programmed, you will see a Programming Complete

message in the **Platform Studio** transcript, and you will see a small row of **LEDs** located at the lower right corner of the board light up in sequence on the lower right corner of board.

You have now verified the complete design flow and all needed hardware connections, from **Platform Studio** and **Base System Builder** to the **ML403** board. In the next tutorial section, you will replace this test application with a new application representing the **Mandelbrot fractal image generator**.

See Also

Adding the Mandelbrot Hardware

1.7 Adding the Mandelbrot Hardware

Mandelbrot Extended Tutorial for Virtex-4 FX, Step 8

In the previous step you used Xilinx Platform Studio and the Base System Builder to create a test application, ready to download and run on the ML403 board. This test was important because it established that all required peripherals, memories, etc. had been properly assembled, forming a base platform on which the Mandelbrot example can be implemented.

In the steps that remain, we will modify the base platform to:

- Configure clock generator component
- Configure the TFT display
- Add the Mandelbrot APU accelerator
- · Add the Mandelbrot software application files
- · Build the platform, including synthesizing the new cores
- Download and run the Mandelbrot application on the target board

Configuring the Clock Generator

Our fractal image generator application requires three distinct clock sources, one for the **PowerPC** processor, one for the **Fabric Co-processor Bus (FCB)**, and one for the hardware accelerator, which in this example runs at **40 MHz**. The **TFT Controller** needs a **25 MHz** clock.

To configure the **Clock Generator**, right-click the **clock_generator_0** to open the **Configure IP** option as shown below:

Đ	Bus Interfaces	Ports	Addresses		
Na	me		Bus Connection	IP Type	IP Version
÷.	> ppc405_0			ppc405_virtex4	2.01.a
	ppc405_0_doc	m		dsocm_v10	2.00.Б
	ppc405_0_iocr.	n		isocm_v10	2.00.Б
	🧼 plb			plb_v46	1.02.a
	ppc405_0_dplt	57		plb_v46	1.02.a
	⇒ppc405_0_iplb	7		plb_v46	1.02.a
	ppc405_0_doc	m_cnth		dsbram_if_cntlr	3.00.Ь
	ppc405_0_iocr.	n_cnth		isbram_if_cntlr	3.00.Б
	DDR_SDRAM			mpmc	4.01.a
	Isocm_bram			bram_block	1.00.a
	isocm_bram			bram_block	1.00.a
	⇒jtagppc_0			jtagppc_cntlr	2.01.a
	proc_sys_reset	0		proc_sys_reset	2.00.a
	SLCD 78it GPI	2		xps_gpio	1.00.a
	⇒LEDs 48it			xps_gpio	1.00.a
	RS232_Uart			xps_uartlite	1.00.a
1	clock_generation	0_ <u>1</u> 0	Configure IP .	1.2	-2.01.a
			View MPD View IP Modific Browse HDL So	ations (Change Log)	
			Driver: generic	_v1_00_a 🔹 🕨	
			Delete Instanc	:e	
			Filter Bus Inter	rfaces 🕨	
			Hide Selection		-

Add a new clock output in **CLKOUT3**, type in the name **pcore_co_clk**, and frequency as **40,000,000 Hz** as shown:

Jasic	Ports Overview	HDL Toggle 🦉 Datasheet 🖉 Resto
Step 1 Step 2	: Specify input clock details :: Specify the output clock requirements	
- Please	highlight a clock port in the list below and config	gure its requirements on the right side.
D		Clock requirement: CLKOUT3
Pol	Input & Feedback	Connected to: pcore_co_clk
	Outputs	Required frequency (Hz): 40,000,000
	CLKOUTO proc_clk_s	
	CLKOUTO proc_clk_s CLKOUT1 sys_clk_s CLKOUT2 DDR_SDRAM_mpmc_clk_90 CLKOUT3 pcore_co_clk	D_s Required phase shift:
	CLKOUTO proc_clk_s CLKOUT1 sys_clk_s CLKOUT2 DDR_SDRAM_mpmc_clk_90 CLKOUT3 pcore_co_clk CLKOUT4 CLKOUT5	D_s Required phase shift: 0 Grouping information: NONE

Add another clock output in **CLKOUT4**, type in the name **tft_25mhz_clk**, and frequency as **25,000,000 Hz** as shown:

:k Generator			
clock generator urce to meet all y	module can generate required output clocks from given our system wide clocking needs. This tool will help you	n input reference/feedback clock(s) based on your requirem configure the clock generator module and instantiate or upo	ents. It serves as a central clocking date in your system.
isic Ports Ov	erview	(HDL T	oggle 🤔 Datasheet 🖉 Resto
ep 1: Specify inp	out clock details		
ep 2: Specify the	e output clock requirements		
ease highlight a	clock port in the list below and configure its requirement	ts on the right side.	
Darta	Converted to	Clock requirement: CLKOUT4	
Input & Fee CLKIN CLKEB	dback dcm_clk_s	Connected to: tft_25mhz_clk	
Outputs CLKOU	ITO proc_clk_s	Required frequency (Hz):	25,000,000
	III sys_ck_s IT2 DDR_SDRAM_mpmc_ck_90_s IT3 pcore_co_ck	Required phase shift:	0
	IT4 ttt_25mhz_clk IT5	Grouping information:	NONE
	116 177 178	Buffered:	TRUE

Adding the Mandelbrot Accelerator Core

To add the Mandelbrot fractal image generator core as a peripheral, select the IP Catalog tab and look for the category titled **Project Local pcores**. Under **USER** directory you will find the two cores that were created (copied to) the **EDK/pcores** directory of your project. Add the **apu_mand** core by right-clicking and selecting **Add IP** as shown below:

Xilinx Platform Studio - D:/TestingExamples/Mandelbro
File Edit View Project Hardware Software Device Configuration
Project Information Area
Project Applications IP Catalog
2 ⊕
Description IP Version
EDK Install D:\Xilinx\10.1\EDK\hw\
🕀 Analog
E Arithmetic
🕀 Bus and Bridge
🕀 Clock, Reset and Interrupt
Communication High-Speed
Communication Low-Speed
⊕ DMA and Timer
🕞 Debug
General Purpose ID
Interprocessor Communication
Reripheral Controller
Processor
œ Utility
Project Local poores D:\TestingExamples\Mandelbr
⊜-USER
🛶 🛧 apu_mand 🛛 🔤 🔤 👘 🕺 👘 👘 👘
Add IP
View MPD

This will add the core to the project as a peripheral.

Adding Fabric Co-processor Bus

To connect the peripheral to the PowerPC via the APU interface, you will also need to add a **Fabric Co-processor Bus (FCB)** to the system. To add this core, select the **Bus and Bridge** category and find the **Fabric Co-processor Bus** item. Add the **FCB** to your system by by right-clicking and selecting **Add IP** as shown below:

🗢 Xilinx Platform Studio - D:/TestingExamples/M	\andelbrot_Virtex4FX/EDK/system_M
File Edit View Project Hardware Software Device Co	onfiguration Debug Simulation Window He
I 🗗 🕅 🗗 I 🛤 🔎 🗶 🖻 🛱 🕅 I 🖻 🕶 🔂	🔽 🛛 🛛 🛤 🔛 🌺 🗄 🗋 🏓 🔂
Project Information Area	× POPOP
Project Applications IP Catalog	
Description	IP Version
■ EDK Install D:\Xilinx\10.1\EDK\hw\	
🕀 Analog	
🕀 Arithmetic	
🖨 Bus and Bridge	
→ ★ PLBV46 to PLBV46 Bridge	1.01.a
🗠 🛨 PLBV46 to DCR Bridge	1.00.a
🚽 🛨 📩 🕂 🕂 🕂 🕂 🕂 🕂 🕂	1.02.a
- 🛨 PLBv46 to FSL Bridge	1.00.a
	1.00.a
- 📩 Instruction-Side On-Chip Memory (OCM) Bus 1.0	0 2.00.b
🚽 🚽 🚽 🚽 🚽 🚽 🚽 🚽	2.11.a
	Add IP
- 📩 Data-Side On-Chip Memory (OCM) Bus 1.0	View MPD
🚽 📩 🚽 🚽 🚽 🚽 🚽 🚽 🚽 🚽	View IP Modifications (Change Log)
Clock, Reset and Interrupt	View PDF Datasheet
🕀 Communication High-Speed	
Communication Low-Speed	
DMA and Timer	

After you have added the FCB, it will appear in the **Platform Studio** connections window as shown below. Use the mouse pointer to select and connect the **MFCB** port of the **ppc405_0** to the **FCB**, by clicking on the square connection point, and then connect the **apu_mand_0** peripheral (**SFCB** connection) to the **FCB** as shown below (and indicated by the the red circle):



The apu_mand_0 peripheral is now connected to the PowerPC APU via the FCB.

Adding the XPS_TFT IP Core

The **XPS_TFT IP Core** controls the **Thin Film Transistor (TFT) LCD Display**, which gives us the graphical output of the computation results.

The **XPS_TFT IP Core** is located under the **IO Modules** category of the **IP Catalog**. Add it by by rightclicking and selecting **Add IP** as shown below:

File Edit View Project Hardware	Software	Device Conf	iguration Del
5 🗗 👗 🛤 🕬 🗶 🖬 🛍	00 🗄 🖻	0-0 🛃 🖸) 🖹 🗄 🛱
oject Information Area	-		
roject Applications IP Catalog			
•			
escription		IP Version	IP Type
EDK Install D:Wilinx\10.1\EDK	hw\		
- Analog			
Arithmetic			
🗄 Bus and Bridge			
Clock, Reset and Interrupt			
🛓 Communication High-Speed			
Communication Low-Speed			
😟 DMA and Timer			
😥 Debug			
FPGA Reconfiguration			
🙃 General Purpose IO			
🖨 IO Modules			
🗕 🙀 XPS TFT 📃	1	1.00.a	xos tít
Interprocessor Communication	Add IP		
Memory and Memory Controller	View MP	D	
	View IP Modifications (Change Lo		(Change Log)
Peripheral Controller	View DD	F Datacheet	(change rog)
+ Processor	View PDF Datasheet		

Next, edit the settings of the newly added **xps_tft_0** module by right-clicking and selecting **Configure IP** ...

Name	Bus Connection	ІР Туре	IP Version
⊕ <i>∞ppc405_0</i>		ppc405_virtex4	2.01.a
		fcb_v10	1.00.a
		dsocm_v10	2.00.Б
		isocm_v10	2.00.Б
🕀 🗢 ala		plb_v46	1.03.a
		plb_v46	1.03.a
⊕		plb_v46	1.03.a
🕀 🗢 ppc405_0_iplb1		plb_v46	1.03.a
🕀 🗢 ppc405_0_docm_cntlr		dsbram_if_cntlr	3.00.Б
🕀 🗢 ppc405_0_iocm_cntlr		isbram_if_cntlr	3.00.Б
⊜ <i>◆ DDR_SDRAM</i>		mpmc	4.03.a
🕀 🧼 dsocm_bram		bram_block	1.00.a
🕀 🧼 isocm_bram		bram_block	1.00.a
🕀 🧼 apu_mand_0		apu_mand	1.00.a
🕀 🗢 jtagppc_0		jtagppc_cntlr	2.01.c
🕀 🧼 proc_sys_reset_0		proc_sys_reset	2.00.a
🕀 🗢 LED s_ 48 it		xps_gpio	1.00.a
🕀 😎 xps_ttt_0		xns_tft	1.00.a
🕀 🗢 xps_timer_1	Configure IP		1.00.a
🕀 🧼 AS232_Uart 🗧	View MDD		1.00.a
clock_generator_0		(channel and) or	2.01.a
	VIEW IP Modifications ((Change Log)	
	View PDF Datasheet		
	Browse HDL Sources	12	
	Driver: tft_v1_00_a		
	Delete Instance		
	Filter Bus Interfaces		
	Hide Selection		

In order to expose the VGA interface, unselect the Select TFT Interface option.

User	System	Buses	H	DL Toggle 🦉 Datasheet 📿 Restor
λII			Select Controller Register Access Interface	
			Select TFT Interface	
			I2C Slave Address of External Chrontel DVI Transmitter	0b1110110
			Base Address of PLB Attached Video Memory	0xf0000000
			P	

Modifying the TFT Base Address Parameter

The **Base Address of PLB Attached Video Memory** parameter sets the starting address of the **TFT** image memory. This address is the key point to have the **TFT LCD** display properly, and you will need to set the corresponding value in the software code. (See **xtft_main.c**, line 174.)

Change the Base Address of PLB Attached Video Memory to 0x08000000 as shown below:

User System Buses	TP	HDL Toggle 🎏 Datasheet 🧭 Restor
411	Select Controller Register Access Interface	V
	Select TFT Interface	
	I2C Slave Address of External Chrontel DVI Transmitter	0b1110110
	Base Address of PLB Attached Video Memory	0x0800000

Clink **OK** to save the change.

The XPS_TFT has a Master PLB and a Slave PLB bus interface. We need to add an additional PLB bus to connect the XPS_TFT to the DDR_SDRAM. Add a Processor Local Bus (PLB) as shown below:

🗢 Xilinx Platform Studio - D:/TestingExamp	oles/Mandelbrot_Virtex4FX/EDK/
File Edit View Project Hardware Software Do	evice Configuration Debug Simulation
	0 📴 🖸 🛛 🔒 🗛 📓 🏀 🗎
Project Information Area	× POP
Project Applications IP Catalog	
° 2 €	BMB
Description	IP Version
😑 😰 EDK Install D:\Xilinx\10.1\EDK\hw\	
🕀 Analog	
🕀 Arithmetic	
🖨 Bus and Bridge	
	1.01.a
	1.00.a
- 🚽 Processor Local Bus (PLB) 4.6 🛛 🗖 🚽	101-
	Add IP
- 🚽 Local Memory Bus (LMB) 1.0	View MPD
Instruction-Side On-Chip Memory (OI	View IP Modifications (Change Log)
Fast Simplex Link (FSL) Bus	View PDF Datasheet
Fabric Co-processor Bus (FCB)	1.00.a 11
\rightarrow FCB to FSL Bridge	1.00.a
Data-Side On-Chip Memory (OCM) Bus 1	0 200.5
Device Control Begister (DCB) Bus 2.9	100a
⊡ Clock, Reset and Interrupt	······
 The summer pair and a consistent statements 	K K

The **MPLB** of **xps_tft_0** needs to be connected to the **DDR_SDRAM** through a separate **SPLB** port. To do this, open the **Configure IP** dialog of the **DDR_SDRAM**:

POPOP F	Bus Interfaces Ports	Addresses			
BMBMB B	Name	Bus Connection	IP Type		IP Version
	⊕ <>ppc405_0		ppc405_virt	ex4	2.01.a
			fcb_v10		1.00.a
			dsocm_v10		2.00.Ь
			isocm_v10		2.00.Ь
	⊕. <i>∽ plb</i>		plb_v46		1.03.a
			plb_v46		1.03.a
	🕀 🗢 ppc405_0_iplb1		plb_v46		1.03.a
	🕀 🗢 ppc405_0_docm_cntlr		dsbram_if_c	ntir	3.00.b
	🕀 🗢 ppc405_0_iocm_cntlr		isbram_if_cr	ntir	3.00.b
0	🕀 🧼 🗢 DDR_SDRAM 🛛 💻		mome		4.03.a
	🕀 🧼 dsocm_bram	Configure IP		1	1.00.a
	🕀 🧼 isocm_bram	View MDD			1.00.a
	🕀 🗢 apu_mand_0		20070-00 0		1.00.a
	⊕ 🗢 jtagppc_0	VIEW IP MODIFICATIONS (Chai	nge Log)	lr	2.01.c
K	⊕ → proc_sys_reset_0	View PDF Datasheet		set	2.00.a
j ó ó ó ó ó ó ó ó ó ó ó ó ó	🕀 🗢 LED 🖅 48 it	Browse HDL Sources			1.00.a
<u> </u>	⊕ → xps_ttt_0	Driver: mpmc, v2, 00, a			1.00.a
0-0-0-	🕀 🗢 xps_timer_1 📃	briver, inpline_vz_oo_a			1.00.a
o_o	⊕ <> RS232_Uart	Delete Instance			1.00.a
Alter David same	clock_generator_0	Filter Bus Interfaces	١.	rator	2.01.a
		Hide Selection			

Change the **Port Type Configuration** of **Port 2** from **INACTIVE** to **PLBV46** as shown below. This will add another **PLBV46** port to the **DDR_SDRAM**.



Then, connect the **MPLB** of the **xps_tft_0** to the newly added **PLB**, also conect the **SPLB2** of the **DDR_SDRAM** to the same **PLB**. Connect the **SPLB** of the **xps_tft_0** to the shared **PLB** as shown below (as indicated in red circles):

POPOPP F	Bus Interfaces	Ports	Addresses		
BMBMBB B	Name	11	Bus Connection	IP Type	IP Version
	⊕			ppc405_virtex4	2.01.a
				fcb_v10	1.00.a
		77		dsocm_v10	2.00.Ь
		7		isocm_v10	2.00.Ь
	⊕. <i>⇒plb</i>			plb_v46	1.03.a
	. ⊕			plb_v46	1.03.a
	⊕ <> ppc405_0_dplb	7		plb_v46	1.03.a
	🕀 🗢 ppc405_0_iplb1	1		plb_v46	1.03.a
	🕀 🧼 ppc405_0_doci	m_cnth		dsbram_if_cntlr	3.00.Ь
	⊕	<u>_</u> cntlr		isbram_if_cntlr	3.00.Ь
	DDR_SDRAM			mpmc	4.03.a
0 0 ()0	SPLB2		plb_v46_0		
0 0 00	SPLB1		ppc405_0_dplb1		
	SPLB0		ppc405_0_iplb1		
Þ-Þ-++	🕀 🧼 dsocm_bram			bram_block	1.00.a
 	🕀 🥯 isocm_bram			bram_block	1.00.a
• • • • • • • • • • • • • • • • • • •	🕀 🧼 apu_mand_0			apu_mand	1.00.a
K	🕀 🧼 įtagppc_0			jtagppc_cntlr	2.01.c
K	⊕	0		proc_sys_reset	2.00.a
ó—ó—ò-∳	🕀 🗢 LED s_ 48 it			xps_gpio	1.00.a
	🖨 🗢 xps_ttt_0			xps_tft	1.00.a
ó—ó—ģ⊕	SPLB		plb		
ú-ú-())ŭ	MPLB		plb_v46_0	~	
Ý	😑 🗢 xps_timet_1			xps_timer	1.00.a
ó—ò-ò-∳	SPLB		plb		
ó—ó-ó-ó-	🕀 🥌 🔿 🕅 \$232_Uart			xps_uartlite	1.00.a
	clock_generato	1_0		clock_generator	2.01.a

Connecting the Peripheral Clock and Reset Signals

To do this, switch to the **Ports** tab in the **System Assembly View** window.

First, connect the following 6 ports of the **xps_tft_0** to outside of the FPGA by select the **Make External** for each port as shown below:

TFT_VGA_B TFT_VGA_G TFT_VGA_R TFT_VGA_CLK TFT_VSYNC TFT_HSYNC

🗐 🧼 xps_tit_0			
-TFT_VGA_B	xps_tft_0_TFT_VGA_B	0	[5:0]
TFT_VGA_G	xps_tft_0_TFT_VGA_G	0	[5:0]
- TFT_VGA_R	xps_tft_0_TFT_VGA_R	0	[5:0]
TFT_IIC_SDA_T	No Connection	0	
-TFT_IIC_SDA_0	No Connection	0	
TFT_IIC_SDA_I	No Connection	I	
- TFT_IIC_SCL_T	No Connection	0	
-TFT_IIC_SCL_0	No Connection	0	
- TFT_IIC_SCL_I	No Connection		
- TFT_VGA_CLK	xps_tft_0_TFT_VGA_CLK	0	
- TFT_DPS	No Connection	0	
TFT_DE	No Connection	0	
- TFT_VSYNC	xps_tft_0_TFT_VSYNC	0	
- TFT_HSYNC	No Connection	0	
- SYS_TFT_Clk	No Connection		
MD_error	New Connection	0	
🕀 🗢 xps_timer_1	Make External		

Connect the SYS_TFT_CIk port to the tft_25mhz_clk from the Clock Generator as shown below:

📮 🗢 xps_ttt_0			
- TFT_VGA_B	xps_tft_0_TFT_VGA_B	0	[5:0]
- TFT_VGA_G	xps_tft_0_TFT_VGA_G	0	[5:0]
- TFT_VGA_R	xps_tft_0_TFT_VGA_R	0	[5:0]
- TFT_IIC_SDA_T	No Connection	0	
- TFT_IIC_SDA_0	No Connection	0	
-TFT_IIC_SDA_I	No Connection	I	
TFT_IIC_SCL_T	No Connection	0	
-TFT_IIC_SCL_0	No Connection	0	
TFT_IIC_SCL_I	No Connection		
- TFT_VGA_CLK	xps_tft_0_TFT_VGA_CLK	0	
- TFT_DPS	No Connection	0	
- TFT_DE	No Connection	0	
- TFT_VSYNC	xps_tft_0_TFT_VSYNC	0	
- TFT_HSYNC	xps_tft_0_TFT_HSYNC	0	
-SYS_TFT_Clk	No Connection		
MD_error	sys_bus_reset	0	
🕀 🧼 xps_timer_1	sys_clk_s		
🕀 🧼 RS232_Uart	sys_periph_reset		
⊞ <> clock_generator_0	tft_25mhz_clk	And and an	
	xps_tft_0_TFT_HSYNC		
	xps_tft_0_TFT_VGA_CLK		
[Platform Studio] System Assembly View Block Di	xps_tft_0_TFT_VSYNC		
l with net as port name	dcm_clk_s		
defined, using xps tft O TFT VGA G	fpga_0_RS232_Uart_RX	1000	
	sys_rst_s	$\mathbf{\sim}$	

The next step is to connect the two **apu_mand_0** clock signals. To do this, change the **apu_clk** entry to **sys_clk_s** as shown below:

😑 🧼 apu_mand_0	
co_clk	No Connection 🛛 🖾
apu_clk	No Connection 🛛 🐨
→ jtagppc_0 → plbv46_dcr_bridge_0 → plbv46_ttr_cntlr_0 → proc_sys_reset_0 → plot_40;tr	plbv46_tft_cntlr_0_TFT_LCD_HSYNC plbv46_tft_cntlr_0_TFT_LCD_VSYNC proc_clk_s sys_bus_reset
■ <> LEDS_4011 ■ <> RS232_Uart ■ <> clock_generator_0	sys_cik_s sys_periph_reset tft_25mhz_cik dcm_cik_s fpga_0_RS232_Uart_RX sys_rst_s

Now change the **co_clk** entry to **pcore_co_clk** as shown below:

-co_clk	No Connection		
apu_clk → → jtagppc_0 → → plbv46_dcr_bridge_0 → → plbv46_tti_contin_0	fpga_0_DDR_SDRAM_DDR_RAS_n fpga_0_DDR_SDRAM_DDR_WE_n fpga_0_RS232_Uart_TX		
 publist_in_com_co proc_sys_reset_0 ↓ LEDs_4Bit ↓ RS232_Uart ↓ clock_generator_0 	pcore_co_clk plbv46_dcr_bridge_0_PLB_dcrClk plbv46_ttt_cntlr_0_TFT_LCD_CLK plbv46_ttt_cntlr_0_TFT_LCD_HSYNC plbv46_ttt_cntlr_0_TFT_LCD_VSYNC		

Connect the **FCB_CLK** signal of the **fcb_v10_0** peripheral to **sys_clk_s**:

Name	Net	Direction
External Ports		
🕀 🗢 ррс405_0		
⊕ - 🍛 dcr_v29_0		
General Content of the second sec		
-SYS_RST	No Connection	 I
FCB_CLK	No Connection	
⊕	plbv46 tft onthr 0 TFT LCD HSYNC	
⊕ <> ppc405_0_iocm	plbv46_tft_cntlr_0_TFT_LCD_VSYNC	-
🕀 🗢 plb	proc_clk_s	
⊕	sys bus reset	
⊕ <> ppc405_0_dplb1	sys clk s	
🕀 🗢 ppc405_0_iplb1	sys periph reset	
😥 🗢 ppc405_0_docm_cntlr	tft 25mhz clk	
🕀 🗢 ppc405_0_iocm_cntlr	dcm clk s	
🗊 🧼 DDR_SDRAM	fpga 0 RS232 Uart RX	
🕀 🧼 dsocm_bram	sys_rst_s	

And connect the SYS_RST signal of fcb_v10_0 to sys_bus_reset:

Name	Net	Direction
External Ports		
🕀 🧼 ppc405_0		
⊕ 🧇 dcr_v29_0		
= <> /cb_v10_0		
SYS_RST	No Connection	
FCB_CLK	plbv46_tft_cntlr_0_TFT_LCD_HSYNC	
⊕	plbv46 tft_cntlr_0_TFT_LCD_VSYNC	-
🕀 🥯 ppc405_0_iocm		
🗄 🗢 🎝	sys bus reset	
⊕ <> plb_v46_0	sys clk s	
⊕ <> ppc405_0_dplb1	sys periph reset	
🕀 🥌 ppc405_0_iplb1	tft 25mhz clk	
🗄 🥯 ppc405_0_docm_cntlr	dcm clk s	=
⊕	fpga 0 RS232 Uart RX	
⊕ DDR_SDRAM	sus rst s	
		Automation of the second se

Connect the PLB_Clk signal of the plb_v46_0 peripheral to sys_clk_s:

•	Bus Interfaces	Ports	Addresses			
Na	Name			Net		Direction
÷	🕀 🧼 External Ports					
Đ	> ppc405_0					
9	📮 🗢 dcr_v29_0					
Đ	🕀 🗢 fcb_v10_0					
Đ	ppc405_0_doc	m				
Đ	> ppc405_0_ioci	m				
۲	Ib 📀 🖉					
9	> plb_v46_0					
	-Bus_Error_Del	t		No Connection	V	0
	-SYS_Rst			No Connection	V	I
	PLB_CIK			sys_clk_s		1
Đ	ppc405_0_dpll	67		No Connection	~	
Ð	ppc405_0_iplb	1		New Connection		
Ð	ppc405_0_doc	:m_cnth		Make External		
Ð	ppc405_0_ioci	m_cnth		sys_clk_s		
Ð	🗉 🧼 DDR_SDRAM			net_vcc		
Ð	🕀 🧼 dsocm_bram			net_gnd		
Ð	🕀 🥯 isocm_bram			DDR_SDRAM_mpmc_clk_90_s		
Ð	🕀 🧼 apu_mand_0			Dcm_all_locked		
Ð	⇒jtagppc_0			fpga_0_DDR_SDRAM_DDR_CAS_n		
🕀 🧇 plbv46_dcr_bridge_0				fpga_0_DDR_SDRAM_DDR_CE		

And connect the SYS_Rst signal of plb_v46_0 to sys_bus_reset:

Name	Net	Direction
🕀 🧼 External Ports		
🕀 🗢 ррс405_0		
😑 🥌 da_v29_0		
🕀 🥌 fcb_v10_0		
⊕ <> ppc405_0_docm		
🕀 🧼 ppc405_0_iocm		
🕀 🗢 plb		
😑 🗢 plb_v46_0		
-Bus_Error_Det	No Connection	v 0
SYS_Rst	No Connection	v]I
PLB_Clk	plby46 tft onthr 0 TFT LCD HSYNC	2
🕀 🗢 ppc405_0_dplb1	plbv46 tft ontir 0 TFT LCD VSYNC	
🕀 🗢 ppc405_0_iplb1	proc_clk_s	
🕀 🧇 ppc405_0_docm_cntlr	sys bus reset	
🕀 🗢 ppc405_0_iocm_cntlr	sys_clk_s	
🕀 🥏 DDR_SDRAM	sys periph reset	
🕀 🧼 dsocm_bram	tft_25mhz_clk	
🕀 🥌 isocm_bram	dcm_clk_s	
🕀 🧼 apu_mand_0	fpga 0 RS232 Uart RX	
🕀 🥌 jtagppc_0	sys_rst_s	

The **Ports** view of your project should now appear similar to the following:

Ð	Bus Interfaces Ports	Addresses		
Nar	ne	99 - 10 - 10 - 10 - 10 - 10 - 10 - 10 -	Net	Direction
÷.	External Ports			
÷	> ppc405_0			
	(cb_v10_0			
	-SYS_RST		sys_bus_reset	V I
	FCB_CLK		sys_clk_s	
÷.	> ppc405_0_docm			
÷				
÷	🧼 plb			
	> plb_v46_0			
	Bus_Error_Det		No Connection	0
			sys_bus_reset	
	PLB_Clk		sys_clk_s	
÷.			Automatica de la companya	
÷.				
÷	→ ppc405 0 docm cnth			
	⇒ppc405 0 iocm cntlr			
÷.	⇒DDR SDRAM			
	→ dsocm bram			
÷.	Sisocm bram → isocm bram			
-	⇒apu mand 0			
	- co clk		pcore co clk	
	apu clk		sys clk s	
÷.	⇒jtagppc 0			10
	⇒ proc sys reset 0			
÷.	⇒LEDs_4Bit			
0	⇒xps_ttt_0			
	TFT_VGA_B		xps tft 0_TFT_VGA_B	0
	TFT_VGA_G		xps_tft_0_TFT_VGA_G	0
	TFT_VGA_R		xps_tft_0_TFT_VGA_R	0
	TFT_IIC_SDA_T		No Connection	0
	TFT_IIC_SDA_0		No Connection	0
	TFT_IIC_SDA_I		No Connection	V I
	TFT_IIC_SCL_T		No Connection	0
	TFT_IIC_SCL_0		No Connection	0
	- TFT_IIC_SCL_I		No Connection	
	TFT_VGA_CLK		xps_tft_0_TFT_VGA_CLK	0
	TFT_DPS		No Connection	0
	- TFT_DE		No Connection	0
	- TFT_VSYNC		xps_tft_0_TFT_VSYNC	0
	- TFT_HSYNC		xps_tft_0_TFT_HSYNC	0
	-SYS TFT CIK		No Connection	
	MD_error		No Connection	0
÷.	→ xps_timer_1			
	RS232 Uart			
÷.	clock_generator_0			

Modifying the C_APU_CONTROL Parameter

The C_APU_CONTROL parameter is used to enable the APU interface, which in this example is used

to transmit data between the **PowerPC** processor and the hardware accelerator. This parameter can be viewed and edited in the **Configure IP** dialogue as shown below.

POPOPP	Bus Interfaces P	orts Addresses		
BMBMBB	Name	Bus Connection	IP Type	IP Version
	🕀 🧇 ppc405_0 👘		405_virtex4	2.01.a
	🗢 dcr_v29_0	Configure IP	v29	1.00.a
		Configure Coprocessor	v10	1.00.a
				2.00.Б
		View MPD	m_v10	2.00.b
	> <i>plb</i>	View IP Modifications (Change	Log) v46	1.02.a
		View PDF Datasheet	v46	1.02.a
		Browse HDL Sources	v46	1.02.a
				1.02.a
	⊕ >> ppc405_0_docm	Driver: cpu_ppc405_v1_10_a	am_if_cntlr	3.00.Ь
	⊕ ppc405_0_iocm	OS: standalone_v2_00_a	▶ am_if_cntlr	3.00.b
	🕀 🧼 DDR_SDRAM	Delete Instance	ic	4.01.a
	🕀 🧼 dsocm_bram 📃	Delete Instance	h block	1.00.a
	🕀 🧼 isocm_bram	Filter Bus Interfaces	▶ block	1.00.a
	⊕ → apu_mand_0		mand	1.00.a
4	⊕ 🧼 jtagppc_0	Hide Selection	pc_cntlr	2.01.a

Switch to the APU tab and change the APU Controller Configuration Register Initial Value to 0b0000000000001 as shown below:

PowerPC	Bus Settings	APU	Buses	HDL Toggle 📴 Datasheet 📿 Restor
APU Fea	ature			
APU C	ontroller Configura	ation Reg	ister Initial Value	05000000000000000
UDI Co	onfiguration Regis	ter 1 Initia	al Value	L00110000011
UDI Co	onfiguration Regis	ter 2 Initia	al Value	100110000011
UDI Configuration Register 3 Initial Value		al Value	100111000011	

Adding XPS_TFT Constraints

Since the **XPS_TFT** module is not added in the **BSB**, its constaints, such as port locations and types, need to be added manually to the **UCF** file associated with the project (**system.ucf**). To edit this file, in the **Project** tab, find the **UCF** file listed under **Project Files** as shown below. Double-click on the **UCF File:** data/system.ucf entry to open the file.



Using the editing window that appears, add the following lines shown below to the end of the UCF file:

```
#### Module xps_tft constraints
NET xps tft 0 TFT VGA B pin<1> LOC = C5; # VGA B3
NET xps_tft_0_TFT_VGA_B_pin<2> LOC = C7; # VGA_B4
NET xps_tft_0_TFT_VGA_B_pin<3>LOC = B7; # VGA_B5NET xps_tft_0_TFT_VGA_B_pin<4>LOC = G8; # VGA_B6NET xps_tft_0_TFT_VGA_B_pin<5>LOC = F8; # VGA_B7
NET xps_tft_0_TFT_VGA_B_pin<*> SLEW = FAST | DRIVE = 8;
NET xps_tft_0_TFT_VGA_G_pin<1> LOC = E4; # VGA_G3
NET xps_tft_0_TFT_VGA_G_pin<2> LOC = D3; # VGA_G4
NET xps_tft_0_TFT_VGA_G_pin<3> LOC = H7; # VGA_G5
NET xps_tft_0_TFT_VGA_G_pin<3>
                                                          # VGA_G5
NET xps_tft_0_TFT_VGA_G_pin<4> LOC = H8; # VGA_G6
NET xps_tft_0_TFT_VGA_G_pin<5> LOC = C1; # VGA_G7
                                            LOC = H8; # VGA_G6
NET xps_tft_0_TFT_VGA_G_pin<*> SLEW = FAST | DRIVE = 8;
NET xps_tft_0_TFT_VGA_R_pin<1> LOC = C2; #VGA_R3
NET xps_tft_0_TFT_VGA_R_pin<2> LOC = G7; #VGA_R4
NET xps_tft_0_TFT_VGA_R_pin<3> LOC = F7; #VGA_R5
NET xps_tft_0_TFT_VGA_R_pin<3>
NET xps_tft_0_TFT_VGA_R_pin<4>LOC = E5; #VGA_R6NET xps_tft_0_TFT_VGA_R_pin<5>LOC = E6; #VGA_R7
NET xps_tft_0_TFT_VGA_R_pin<*> SLEW = FAST | DRIVE = 8;
NET xps_tft_0_TFT_VGA_CLK_pin LOC = AF8;
NET xps_tft_0_TFT_VGA_CLK_pin IOSTANDARD = LVDCI_33 | SLEW = FAST | DRIVE = 8;
NET xps_tft_0_TFT_VSYNC_pin LOC = A8;
NET xps_tft_0_TFT_VSYNC_pin SLEW = FAST | DRIVE = 8;
NET xps_tft_0_TFT_HSYNC_pin LOC = C10;
NET xps_tft_0_TFT_HSYNC_pin SLEW = FAST | DRIVE = 8;
```

The modified UCF file should look as shown below:

```
180
      Net fpga O DDR SDRAM DDR Clk n pin LOC=B10;
 181
      Net fpga O DDR SDRAM DDR Clk n pin IOSTANDARD = DIFF SSTL2 II;
182
183
     #### Module xps tft constraints
184
185 NET xps tft O TFT VGA B pin<1> LOC = C5; # VGA B3
186 NET xps tft 0 TFT VGA B pin<2> LOC = C7; # VGA B4
187 NET xps tft O TFT VGA B pin<3> LOC = B7; # VGA B5
188 NET xps tft O TFT VGA B pin<4> LOC = G8; # VGA B6
189 NET xps tft O TFT VGA B pin<5> LOC = F8; # VGA B7
190 NET xps_tft_0_TFT_VGA_B_pin<*> SLEW = FAST | DRIVE = 8;
191
192 NET xps tft 0 TFT VGA G pin<1> LOC = E4; # VGA G3
193 NET xps tft O TFT VGA G pin<2> LOC = D3; # VGA G4
194 NET xps tft 0 TFT VGA G pin<3> LOC = H7; # VGA G5
195 NET xps tft O TFT VGA G pin<4> LOC = H8; # VGA G6
196 NET xps_tft_0_TFT_VGA_G_pin<5> LOC = C1; # VGA_G7
197 NET xps_tft_0_TFT_VGA_G_pin<*> SLEW = FAST | DRIVE = 8;
198
199 NET xps_tft_0_TFT_VGA_R_pin<1> LOC = C2; #VGA_R3
200NET xps_tft_0_TFT_VGA_R_pin<2>LOC = G7; #VGA_R4201NET xps_tft_0_TFT_VGA_R_pin<3>LOC = F7; #VGA_R5202NET xps_tft_0_TFT_VGA_R_pin<4>LOC = E5; #VGA_R6203NET xps_tft_0_TFT_VGA_R_pin<5>LOC = E6; #VGA_R7
      NET xps tft O TFT VGA R pin<*> SLEW = FAST | DRIVE = 8;
204
205
206
     NET xps tft O TFT VGA CLK pin LOC = AF8;
207
      NET xps tft 0 TFT VGA CLK pin IOSTANDARD = LVDCI 33 | SLEW = FAST | DRIVE = 8;
208
209 NET xps tft 0 TFT VSYNC pin LOC = A8;
210 NET xps tft O TFT VSYNC pin SLEW = FAST | DRIVE = 8;
211
212 NET xps tft O TFT HSYNC pin LOC = C10;
     NET xps_tft_0_TFT_HSYNC_pin SLEW = FAST | DRIVE = 8;
213
214
[Platform Studio]
                                           system.ucf
             System Assembly View
                               Block Diagram
```

Save the UCF file using the menu File -> Save command, then close the editing window.

Generate Addresses

Next step is to generate addresses for the memory related modules in **EDK**. Switch to the **Addresses** tab of the **System Assembly View** Window.

First, change the size of the DDR_SDRAM from 64MB to 256MB. The actual size of the DDR_SDRAM is 64MB. The purpose of mapping it to upper address space is to use the uncached memory space for the TFT image memory.

Next, click the **Generate Addresses** button on the upper right corner to let **EDK** assign addresses for the modules as shown below:

🚯 🛛 Bus Interfaces	Ports	Addresses						ன Generate Addresses
Instance	Name	*	Base Address	High Address	Size		Bus Interface(s)	Bus Connection
ppc405_0_docm_cnl	thr C_BASEA	DDR	0xc2008000	0xc200bfff	16K		DSOCM	ppc405_0_docm
ppc405_0_iocm_cntl	r C_BASEA	DDR	Oxffffc000	Oxfffffff	16K		ISOCM	ppc405_0_iocm
plb	C_BASEA	DDR			U	~	Not Applicable	
plb_v46_0	C_BASEA	DDR			U	$\mathbf{\nabla}$	Not Applicable	
ppc405_0_dplb1	C_BASEA	DDR			Ü		Not Applicable	
ppc405_0_iplb1	C_BASEA	DDR			U		Not Applicable	
LEDs_4Bit	C_BASEA	DDR	0x81400000	0x8140ffff	64K		SPLB	plb
xps_timer_1	C_BASEA	DDR	0x83c00000	0x83c0ffff	64K		SPLB	plb
RS232_Uart	C_BASEA	DDR	0x84000000	0x8400ffff	64K		SPLB	plb
ppc405_0	C_IDCR_	BASEADDR	06010000000	ОЬО111111111	256		Not Connected	
DDR_SDRAM	C_MPMC	_BASEADDR	0x00000000	0x0FFFFFFF	256M		SPLB0:SPLB1:SPLB2	
xps_tft_0	C_SPLB_	BASEADDR			U		Not Connected	

An error message might show up when generating the addresses:

ERROR:MDT - C_IDCR_BASEADDRof ppc405_0 has no high address in MHS

If this happens, add the following line to the **ppc405_virtex4** paremeters, in the **system.mhs** file:

PARAMETER C_IDCR_HIGHADDR = 0b0111111111

Before building the hardware, check the system.mhs file to make sure that **ppc405_virtex4** comes before all other instances. If not, move it to the top. The instance order might affect the hardware synthesis for some reason.

Now, build the hardware by choosing the **Hardware** -> **Generate Bitstream** menu. The synthesis, place-and-route and bitstream generation process will take a few minutes to complete depending on your PC.

File Edit View Project	Hardware Software Device Configur	ation Debug Simulation
6 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 1	Be Generate Netlist	1 📴 😹 😹 🛛 🗋
Project Information Area		OPOPP
Project Applications	Create or Import Peripheral Configure Coprocessor Check and View Core Licenses	
 EDK Install D: Willinx Analog Arithmetic Bus and Bridge 	 Clean Netlist Clean Bits Clean Hardware 	

During the building process, an error message might pop up due to a known issue with the **EDK** software:

FATAL_ERROR: GuiUtilities:Gq_Application.c:590:1.20

If this happens, just close the EDK window, and then re-open it and restart the building process. Clearing the output window frequently may help. Please refer to <u>Xilinx Answers Database</u> for a possible solution.

After the process is done, a file called **system.bit** is created.



The hardware side of the application, including the **APU** interface and **Mandelbrot** fractal image generator core, is now ready for use. In the next tutorial section you will set up the software side of the application.

See Also

Adding the Software Application Files

1.8 Adding the Software Application Files

Mandelbrot Extended Tutorial for Virtex-4 FX, Step 9

The hardware configuration, including all required peripheral settings and connections, is now complete. The next step is to add the **Mandelbrot** sample application.

Create Mandelbrot Software Application

Select the **Applications** tab of the project, double-click the **Add Software Application Project** to show a dialogue. Type in **mand** as the **Project Name** as shown below:

Click **OK** to continue.

Adding the Mandelbrot Application Source Files

To add source **C** files to the project, open the **Add Existing Files** dialogue from the **Sources** category by right-clicking as shown below:

Project	Applications	IP Catalog	
Software	Projects		
Ac	ld Software Appli	cation Project	1
- De	efault: ppc405_0_	_bootloop	
😑 🌄 Pr	oject: TestApj	p_Peripheral	
🕀 Pi	rocessor: ppc405	<u>i_</u> 0	
E:	kecutable: D:\Te	stingExamples\N	fandelbrot_Virtex4
E Ci	ompiler Options		
⊕ Si	ources		
⊕ H	eaders		
	oject: mand		
🕀 Pi	rocessor: ppc405	i_0	
E:	kecutable: D:\Te	stingExamples\M	1andelbrot_Virtex4
⊕ C	ompiler Options		
- Si	ources	Add Ev	isting Files
1H	eaders	Add No	w Eile
		AUG NE	wrie

Select all files from the **code** subdirectory of your project as shown below:

Select Source/I	Header File to Add to Project	? 🛛
Look in:	🔁 code 💽 🗢 🖻 📸 📰 -	
My Recent Documents Desktop My Documents My Computer	 bootload_basicgraphics.c co_init.c gpio_lcd_led.c InitializeDisplay.c main.c mand_accel_sw.c mand_sw_only.c stop_watch.c xtft_main.c 	
My Network Places	File name: "bootload_basicgraphics.c" "co_init.c" "gpio_I	Open
	Files of type: C Sources (*.c)	Cancel

Next, add header files to your project similar to above as shown below:

Select Source/I	leader File to	Add to Project			? 🔀
Look in:	Code		•	+ 🗈 💣 💷 -	
My Recent Documents Desktop My Documents My Computer	bmp.h bootload_bas gpio_lcd_led. InitializeDispl mand.h mand_accel mand_sw_or stop_watch.l	sicgraphics.h .h ay.h sw.h ily.h h			
My Network Places	File name: Files of type:	"bmp.h" "bootload_basi	cgraphics.h	" "gpio_lcd 💌	Open Cancel

Setting Compiler Options

Now you will need to set a few compiler options for the project. To set the compiler options, doubleclick on the **Compiler Options** under the **Project: mand**:



In the Environment tab, select Use Default Linker Script, set the Program Start Address as 0x02000000 to avoid overlap with the TFT image memory location. Then enter Stack Size and Heap Size values of 0x4000 and 0x8000, respectively:

	Debug and Optimization Paths and Options
Application M	ode ole 🔵 XmdStub (xmdstub_peripheral : not assigned)
Output ELF fil	e
xamples\Ma	ndelbrot_Virtex4FX\EDK_4\mand\executable.elf
Use Del	ault Linker Script
Program St	8 1000
Program St Stack Size	0x4000

Click OK to close the Compiler Options dialog.

The software application is now ready to compile for the **PowerPC** processor.

See Also

Building and Downloading the Application

1.9 Building and Downloading the Application

Mandelbrot Extended Tutorial for Virtex-4 FX, Step 10

The Mandelbrot application is now ready to build, download and execute on the target ML403 board.

First, compile the software application to create a PowerPC executable. Do this by selecting Build

Project from the Project: mand entry as shown below:



The size of the generated executable is shown below. It will be included in the FPGA bitstream.

```
LibGen Done.
powerpc-eabi-gcc -02 /cygdrive/d/TestingExamples/Mandelbrot_Vir
/Mandelbrot_Virtex4FX/EDK_4/code/mand_sw_only.c /cygdrive/d/Tes
-W1,-defsym -W1,_START_ADDR=0x02000000 -W1,-defsym -W1,_STACK_
powerpc-eabi-size mand/executable.elf
   text data bss dec hex filename
   58687 4528 49376 112591 1b7cf mand/executable.elf
Done!
```

Next, mark the **ppc405_bootloop** to initialize **BRAMs** by using the right mouse button. This will put a loop in the starting address of the on-chip memory.



Now, it is time to download the bitstream to the **ML403** board. Make sure the **JTAG** cable is properly connected and that the **ML403** board is powered on. Also make sure the **VGA** display is connected and powered on.

Select Download Bitstream as shown below:

🗢 Xilin	x Platform St	udio - D:\Te	estingExa	mple	s\Mandelbrot	_Virte	:4F
File E	dit View Proje	ct Hardware	Software	Devi	ce Configuration	Debug	Sim
: 🗗 🕅	📑 🗄 🛤 🕲	XBB	00 8 🖻	BRAM	Update Bitstrean	n i	88
Project Information Area				🖀 Download Bitstream		P	
Project	Applications	IP Catalog		=1	Program Flash M	emory	b

Next, launch Xilinx Microprocessor Debugger (XMD) from the menu as shown below:

• Configuration	Debug	Simulation Window Help
	De 🏂 XN	ebug Configuration 1D Debug Options
l įš	🌋 La	unch XMD
BN	💥 La	unch Software Debugger

If this is the first time you have launched **XMD** for this **EDK** project, the **XMD Debug Options** dialogue will pop up. Just click **OK** to accept the default settings, then the **XMD** terminal will appear.

💌 D:\Xi	linx\10.1\EDK\bin	\nt\xbash.exe		- 🗆 ×
Device 1 2 3 4 PowerPC	ID Code Øa001093 f5059093 21e58093 59608093 405 Processor	IR Length 8 16 10 8 Configuration	Part Name System_ACE XCF32P XC4UFX12 xc95144x1	
Version User ID No of P No of R No of W ISOCM User De	C Breakpoints, ead Addr/Data rite Addr/Data fined Address I-Cache (Data I-Cache (TAG) D-Cache (TAG) DCR. ILB.	Watchpoints. Watchpoints. Map to access ()	 .0x20011470 .0x00000000 .4 .1 .0xffffc000 - 0xffffffff Special PowerPC Features using XMD: 00000 - 0x70003fff 04000 - 0x70007fff 04000 - 0x78003fff 04000 - 0x78004fff 04000 - 0x78007fff	
Connecto Starting XMD% _	ed to "ppc" ta g GDB server f	rget. id = 0 for "ppc" targe	t (id = 0) at TCP port no 1234	V

Download the **Mandelbrot ELF** file to the **DDR_SDRAM**, and then start running the program as follows:

D:\Xilinx\10.1\EDK\bin\nt\xbash.exe	- 🗆 ×
XMD% dow mand/executable.elf	
System Reset DUNE	
Downloading Program mand/executable.elf	
section, text: $0 \times 02000 000 - 0 \times 0200 db 8$?	
section, init: 0x0200db88-0x0200dbab	
section, fini: 0x0200dbac-0x0200dbcb	
section, .bootd: 0xiiiiida -0xiiiiie	
section, .Doot: Wxffffffc-Wxfffffff	
section, roata: 0x02000000-0x02000520	
section, suata2: $0x0200c520-0x0200c521$	
section, $sussed$, $uxu2uuesuu uxu2uuesuu$	
section, $(a_1a_1 + b_1b_2b_2b_3b_3b_3b_2b_3b_3b_3b_3b_3b_3b_3b_3b_3b_3b_3b_3b_3b$	
section, g_{0} ct ² : $0 \times 02001640 - 0 \times 02001651$	
section, stars: $0 \times 0200 f 65 c - 0 \times 0200 f 663$	
sectiondtors: 0x0200f664-0x0200f66b	
sectionfixup: 0x0200f66c-0x0200f66b	
section, .got: 0x0200f66c-0x0200f66b	
section, .eh_frame: 0x0200f66c-0x0200f6bf	
section, .jcr: 0x0200f6c0-0x0200f6c3	
section, .gcc_except_table: 0x0200f6c4-0x0200f6c3	
section, .sdata: 0x0200f6c4-0x0200f6df	
section, .sbss: 0x0200f6e0-0x0200f75f	
section, bss: 0x0200f?60-0x0200f?bb	
section, .stack: 0x0200f7bc-0x020137bf	
section, heap: 0x020137c0-0x0201b7bf	
Setting PC with Program Start Address Øxfffffffc	
XMD% con	
Info:rrocessor started. Type "stop" to stop processor	
RUNNING> XMDx	-

After downloading has completed, the application will start running, resulting in a display similar to the following:



Congratulations! You have completed this advanced tutorial.