## 1 Impulse Tutorial: Using C-Language Simulation for Algorithm Verification



#### **Overview**

This Getting Started tutorial describes the process of C-language simulation, by showing how you can compile your C-language hardware module along with test **producer** and **consumer** processes to verify correct behavior. This tutorial builds on what you learned in the first tutorial (<u>Creating VHDL and Verilog from C-Language</u>). This tutorial concludes with additional discussions of multiple-process parallelism, hardware generation and pipeline optimization.

This tutorial will require approximately 20 minutes to complete, including software run times.

#### Steps

Loading the 5 x 5 Image Filter Application Understanding the 5 x 5 Image Filter Application Compiling and Running the C Code for Simulation Notes on Hardware Generation

For additional information about Impulse CoDeveloper, including detailed tutorials describing more advanced design techniques, please visit the Tutorials page at the following location:

www.ImpulseAccelerated.com/Tutorials

## 1.1 Loading the 5 x 5 Image Filter Application

#### Image Filter Tutorial, Step 1

To begin, start the **CoDeveloper** Application Manager:

# Start -> Programs -> Impulse Accelerated Technologies -> CoDeveloper -> CoDeveloper Application Manager

Open the ImageFilterKernel5X5 sample project by selecting Open Project from the File menu, or by clicking the Open Project toolbar button. Navigate to the .\Examples\Image\ImageFilterKernel5X5\ directory within your CoDeveloper installation. (You may wish to copy this example to an alternate directory before beginning.)

The project file is also available from the CoDeveloper Start Page, in the Help and Support tab.

After loading the project, you will see a **Readme** file with a block diagram, and a **Project Explorer** window as shown below:

2



You can scroll down in the **Readme** file as shown to learn more about this application. To summarize, this is a 5-pixel by 5-pixel, 2-dimensional image convolution filter that operates on 16-bit grayscale data. This filter could represent one section of a larger video filtering application, for example one of the first steps in a more complex object recognition algorithm.

The method used for creating this filter involves the creation of two parallel C-language processes named **columns** and **filter**, respectively.

The **columns** process accepts incoming pixels, for example from a video stream, and stores those pixels in an internal buffer large enough to store a little more than four scan lines. When its internal buffers are filled, the process begins to emit five parallel streams of pixels representing five adjacent scan line rows. This is what is referred to as a *marching columns* method of buffering.

The **filter** process executes in parallel with the **columns** process, accepting the five incoming streams and performing a 5-pixel by 5-pixel convolution to generate a stream of filtered outputs.

The producer and consumer processes are used during software testing to read and write sample

image files as described later in this tutorial.

Source files included in this project include:

- **img\_hw.c** This source file includes the C-language description of the image filter, including its I/O. This description includes the two hardware processes, **columns** and **filter**, as well as a configuration subroutine.
- **img\_sw.c** This source file includes a set of software testing routines including a **main()** function, and **consumer** and **producer** software processes as illustrated in the block diagram.
- **img.h** This source file includes common declarations used in both the filter description (in **img\_hw.c**), and in the test routines (**img\_sw.c**).
- **bmp.h** This source file includes declarations used only in the test routines. These declarations are related to the processing of BMP format files.

You can open any of these three files by simply double-clicking on the file name in the Project Explorer window. In the next step, we will describe in detail how this example works.

#### **Next Step**

Understanding the 5 x 5 Image Filter Application

### **1.2 Understanding the 5 x 5 Image Filter Application**

#### Image Filter Tutorial, Step 2

Before compiling the image filter application to perform a simulation, let's first take a moment to understand its basic operation.

#### The Image Filter C-Language Processes

The specific hardware processes that we will be testing are represented by the following two functions, which are located in **img\_hw.c**:

void columns (co\_stream input\_stream, co\_stream r0, co\_stream r1, co\_stream r2, co\_stream r3, co\_stream r4)

void filter (co\_stream r0, co\_stream r1, co\_stream r2, co\_stream r3, co\_stream r4, co\_stream output\_stream)

These two C-language subroutines each represent an *Impulse C process*. As described in the first tutorial, a *process* in Impulse C is a module of code, expressed as a **void** subroutine, that describes a hardware or software component.

If you are an experienced hardware designer, you can simply think of a process as being analogous to a VHDL *entity*, or to a Verilog *module*.

If you are a software programmer, you can think of a process as being a subroutine that will loop forever, in a seperate *thread of execution* from other processes.

When implemented as hardware in the FPGA, these two processes will run concurrently, processing data on their respective inputs and outputs. Because the two processes will be arranged such that process **filter** accepts inputs generated as outputs by process **columns**, we can think of these two processes as a *system-level pipeline*.

*System-level pipelining* is an important concept to understand. When combined with *statement-level parallelism* and *loop-level pipelining*, system-level pipelining can create remarkable levels of software acceleration when compared to traditional, instruction-based processors. In fact, for video processing the combination of loop-level and system-level pipelining allows video signals to processed and filtered in real-time, with no degradation of the signal or reduction in data throughput.

#### The Columns Process

4

Scroll down to find the definition of the **columns** process. The process has no return value, and has a total of six streaming interfaces that have been defined using Impulse C **co\_stream** data types. These streams are used to:

- Read in raw, unfiltered pixels, for example from a video source. If this process is to operate on a live video stream, then the process will need to accept a new pixel value every clock cycle.
- Write out five pixel values on the r0, r1, r2, r3 and r4 streams. These pixel values will then be read into the filter process that follows.

Scroll down in the source code to view the inner loops for process columns:

```
do {
  for ( i = 2; i < HEIGHT; i++ ) {
    // Note: the following loop will pipeline with a rate of
    // one cycle if the target platform supports dual-port RAM.
    for (j=0; j < WIDTH; j++) {</pre>
    #pragma CO PIPELINE
        p04 = B[j];
        p14 = C[j];
        p24 = D[j];
        p34 = E[j];
        co_stream_read(input_stream, &p44, sizeof(co_uint16));
        co_stream_write(r0, &p04, sizeof(co_uint16));
        co_stream_write(r1, &p14, sizeof(co_uint16));
        co_stream_write(r2, &p24, sizeof(co_uint16));
        co_stream_write(r3, &p34, sizeof(co_uint16));
        co_stream_write(r4, &p44, sizeof(co_uint16));
        B[j] = p14;
        C[j] = p24;
        D[j] = p34;
        E[j] = p44;
    }
  }
  IF_SIM(break;) // For simulation we break after one frame
} while (1);
```

When compiled as hardware, the outer **do-while** loop runs forever, accepting single-pixel input values using **co\_stream\_read**, and writing out five parallel pixel values using **co\_stream\_write**. When examining this code, note that:

- A **PIPELINE** pragma has been placed at the top of the loop, indicating to the compiler that this is a critical loop that requires high throughput. As a result of this pragma, the compiler will generate hardware with pipeline control logic and parallel pipeline stages. As the code comment indicates, the pipeline rate that will be achieved by the compiler will depend in part on the type of FPGA memory available for the **B**, **C**, **D** and **E** arrays. This pragma only has meaning during hardware generation; it is ignored during software simulation.
- An **IF\_SIM** macro has been used along with a **break** statement to exit the outer **do-while** loop during simulation. This is a useful technique to allow the simulation to end cleanly, with output files properly closed. (If the loop was not exited in this way, the application would not stop running during simulation and would need to be forcibly halted.)

#### **The Filter Process**

Scroll down more to find the definition of the **filter** process. The process also has a total of six streaming interfaces. These streams are used to:

- Read in the five streams of pixels that were generated by the columns process, representing five adjacent scan lines.
- Write out a single filtered pixel value on the **output\_stream** streams.

Scroll down in the source code to view the inner loop for process filter:

```
do {
#pragma CO PIPELINE
#pragma CO set stageDelay 100
    err = co_stream_read(r0, &data0, sizeof(co_uint16));
    err &= co_stream_read(r1, &data1, sizeof(co_uint16));
    err &= co_stream_read(r2, &data2, sizeof(co_uint16));
    err &= co_stream_read(r3, &data3, sizeof(co_uint16));
    err &= co_stream_read(r4, &data4, sizeof(co_uint16));
    if (err != co_err_none) break;
   p00 = p01; p01 = p02; p02 = p03; p03 = p04;
   p10 = p11; p11 = p12; p12 = p13; p13 = p14;
   p20 = p21; p21 = p22; p22 = p23; p23 = p24;
   p30 = p31; p31 = p32; p32 = p33; p33 = p34;
   p40 = p41; p41 = p42; p42 = p43; p43 = p44;
   p04 = data0;
   p14 = data1;
   p24 = data2;
   p34 = data3;
   p44 = data4;
    sop = p00*F00 + p01*F01 + p02*F02 + p03*F03 + p04*F04
        + p10*F10 + p11*F11 + p12*F12 + p13*F13 + p14*F14
        + p20*F20 + p21*F21 + p22*F22 + p23*F23 + p24*F24
        + p30*F30 + p31*F31 + p32*F32 + p33*F33 + p34*F34
        + p40*F40 + p41*F41 + p42*F42 + p43*F43 + p44*F44;
    if (sop > 255*FDIV)
        result = 255;
    else
       result = (co_uint16) (sop >> 7); // Divide by 128
    co_stream_write(output_stream, &result, sizeof(co_uint16));
} while (1);
```

As in the columns process, the outer **do-while** loop runs forever, accepting input values using **co\_stream\_read**, and writing out five parallel pixel values using **co\_stream\_write**. When examining this code, note that:

- A PIPELINE pragma has been placed at the top of the loop, indicating to the compiler that this is
  a critical loop that requires high throughput. An additional pragma, SET StageDelay, provides
  additional information about the maximum pipeline stage delay for this loop, for the purpose of
  making size/speed tradeoffs. (The SET StateDelay pragma is described in more detail in the
  Impulse C User's Guide.) These pragmas only have meaning during hardware generation; they
  are ignored during software simulation.
- A large, sum-of-products statement is used to perform the convolution on a sliding sub-window of pixels being read from the **r0** through **r4** inputs. This statement represents the most computationally intensive portion of this algorithm, and the part of the code therefore needing the greatest level of parallel optimization.

• The IF\_SIM macro is not being used in this loop, but a **break** statement is being used to exit the outer **do-while** loop if there is any error found when reading data on the inputs streams. The effect of this is that if the producing process (in this case **columns**) closes its output stream, then this loop will exit, causing the simulation to stop as needed after a single test frame. (Checking for stream read errors in this manner may or may not have any benefit in the generated hardware, depending on the nature of the application and the capabilities of the target platform.)

#### The Configuration Subroutine

6

The **columns** and **filter** subroutines together represent the algorithm to be implemented as hardware in the FPGA. To complete the application, however, we need to include one additional routine that describes the I/O connections and other compile-time characteristics for this application. This *configuration routine* serves three important purposes, allowing us to:

- 1. define I/O characteristics such as FIFO depths and the sizes of shared memories.
- instantiate and interconnect one or more copies of our Impulse C processes.
- 3. optionally assign physical, chip-level names and/or locations to specific I/O ports.

This example includes two hardware processes (**columns** and **filter**) and also includes the two testing routines, **producer** and **consumer**. Our configuration routine therefore includes statements that describe how the **producer**, **columns**, **filter** and **consumer** processes are connected together. The complete configuration routine is shown below:

```
void config_img(void *arg)
ł
   int error;
    co_stream stream1, r0, r1, r2, r3, r4, stream2;
    co_process columns_process, filter_process;
   co process producer process, consumer process;
    co_signal header_ready;
   stream1 = co_stream_create("stream1", UINT_TYPE(16), 2);
   r0 = co_stream_create("r0", UINT_TYPE(16), 5);
   r1 = co_stream_create("r1", UINT_TYPE(16), 5);
   r2 = co_stream_create("r2", UINT_TYPE(16), 5);
   r3 = co_stream_create("r3", UINT_TYPE(16), 5);
   r4 = co_stream_create("r4", UINT_TYPE(16), 5);
    stream2 = co_stream_create("stream2", UINT_TYPE(16), 2);
   header_ready = co_signal_create("header_ready");
    columns_process = co_process_create("columns",
                                        (co_function)columns,
                                        6, stream1, r0, r1, r2, r3, r4);
   filter_process = co_process_create("filter",
                                        (co_function)filter,
                                        6, r0, r1, r2, r3, r4, stream2);
   producer_process = co_process_create("producer",
                                         (co_function)producer,
                                         2, stream1, header_ready);
    consumer_process = co_process_create("consumer",
                                         (co_function)consumer,
                                         2, stream2, header_ready);
    co_process_config(columns_process, co_loc, "PEO");
    co_process_config(filter_process, co_loc, "PEO");
    IF_SIM(error = cosim_logwindow_init();)
}
```

To summarize, the columns and filter subroutines describe the algorithm to be generated as FPGA

hardware, while the **producer** and **consumer** subroutines (described elsewhere, in **img\_sw.c**) are used for testing purposes. The configuration routine is used to describe how these three processes communicate, and to describe other characteristics of the process I/O. In this configuration subroutine, note the following:

- There are a total of seven streams being declared and created. They include the system-level inputs and outputs (here labeled **stream1** and **stream2**), and the five intermediate streams (**r0**, **r1**, **r2**, **r3** and **r4**). Notice that each stream is created with a width (in this case 16 bits) and a depth. The stream depth is an important decision when creating pipelined systems. (Pipeline and stream optimization techniques, and other methods of improving FPGA resource efficiency, are available as application notes from Impulse.)
- Four processes are declared and created, represent unique *instances* of the **producer**, **consumer**, **columns** and **filter** subroutines. Two of these processes are hardware, as indicated by the **co\_process\_config** function calls, while the other two are software processes used only for testing. During simulation, each of these four processes will be run in a seperate thread, allowing us to model their transaction-level parallel behaviors.
- A call to **cosim\_logwindow\_init** appears at the end of the configuration subroutine. This function call is used to enable the Application Monitor that we will be using in the next tutorial step.

#### The Producer and Consumer Processes

The **producer** and **consumer** processes, along with a **main** function, together represent a *software test bench*. The term *test bench* comes from the world of hardware design, and it refers to a device or fixture that allows a hardware module - or in this case a software description of hardware - to be tested by applying sample inputs to it, and by observing the resulting outputs.

The declarations for **producer** and **consumer** appear in **img\_sw.c** as follows:

```
void producer(co_stream pixels_raw, co_signal header_ready)
void consumer(co_stream pixels_filtered, co_signal header_ready)
```

To test this image filter application, we have decided to use a BMP format file as the input, representing one frame of a video signal. The producer process (found in the file **img\_sw.c**) describes how the test input file is read and how its pixel values are streamed into the **columns** process. The section of C code that actually performs this streaming of data into the **columns** process looks like this:

```
// Now send in all the pixels for the image
printf("Sending BMP pixels...\n");
for (i=0; i < ByteCount;) {
    pixelValue = (pBitMap[i++]);
    co_stream_write(pixels_raw, &pixelValue, sizeof(pixelValue));
}</pre>
```

As you can see, the **co\_stream\_write** function is being used in the **producer** process to move data pixel-by-pixel into the filter.

On the other end of the filter, the **consumer** process reads the data coming out of the **filter** process, and writes it out to a new BMP format file representing the filtered output:

```
printf("Consumer reading data...\n");
while ( co_stream_read(pixels_filtered, &pixelValue, sizeof(co_uint16)) ==
co_err_none ) {
    putc(pixelValue, outfile);
    pixelCount++;
}
```

© 2003-2009 Impulse Accelerated Technologies, Inc.

When examining the producer and consumer processes, note that:

- A signal called header\_ready is used to coordinate the reading and writing of the BMP files. This is
  done because the producer process must read the BMP file header first, before the consumer
  process can write out an equivalent header. Without this signaling mechanism, the producer and
  consumer processes would run concurrently (in seperate threads) possibly resulting in incomplete
  or wrong data being written to the output BMP file header.
- cosim\_logwindow\_create and cosim\_logwindow\_fwrite functions are used to instrument the code for debugging purposes, using the Application Monitor.
- A main function (located at the end of img\_sw.c) is used to start the test running. This main function
  makes use of co\_initialize and co\_execute functions to initialize and bring up the four processes
  (producer, consumer, columns and filter) as separate threads for simulation.

```
int main(int argc, char *argv[])
{
    co_architecture my_arch;
    void *param = NULL;
    int c;
    printf("Impulse C is Copyright 2003-2009 Impulse Accelerated Technologies,
Inc.\n");
    my_arch = co_initialize(param);
    co_execute(my_arch);
    printf("\n\nApplication complete. Press the Enter key to continue.\n");
    c = getc(stdin);
    return(0);
}
```

#### Next Step

8

Compiling and Running the C Code for Simulation

## 1.3 Compiling and Running the C Code for Simulation

#### Image Filter Tutorial, Step 3

Now that you have examined the application source code, the next step is to compile the complete application using a standard C compiler, for the purpose of simulation.

Before compiling, let's take a moment to examine some of the options available for simulation. Open the Simulation Options dialog by selecting **Project -> Options**, then clicking on the **Simulate** tab as shown below:

9

	stration		
<ul> <li>Launch Application Monitor</li> <li>Update software simulation executable</li> <li>Update hardware simulation executable</li> <li>Software simulation executable name:</li> </ul>		imp	
ImageFilter.exe	_		
Hardware simulation executable name:			
ImageFilter.exe	_		
Simulation command line arguments:			

Notice in the Simulation Options dialog that you can specify the target executable name (in this case **ImageFilter.exe**), as well as its location. In the case the location is left blank, so the executable will be generated in the project directory. Also notice that there is a field allowing you to enter any commane line arguments that might be needed in your software test. In this example there are no arguments passed, but you may use this field to pass in file names or other information for your test, using the **argc**, **argv** method of handling arguments in your **main** function.

Click OK to exit the dialog.

To compile the application, select **Project** -> **Build Software Simulation Executable** resulting the messages shown below:

```
====== Building target 'build_exe' in file _Makefile =======
"C:/Impulse/CoDeveloper3/MinGW/bin/gcc" -g "-IC:\Impulse\CoDeveloper3\Include" "-
IC:/Impulse/CoDeveloper3/StageMaster/include" -DWIN32 "-
IC:/Impulse/CoDeveloper3/MinGW/bin/gcc" -g "-IC:\Impulse\CoDeveloper3\Include" "-
IC:/Impulse/CoDeveloper3/MinGW/bin/gcc" -g "-IC:\Impulse\CoDeveloper3\Include" "-
IC:/Impulse/CoDeveloper3/StageMaster/include" -DWIN32 "-
```

IC:/Impulse/CoDeveloper3/MinGW/include" -o img\_sw.o -c img\_sw.c
"C:/Impulse/CoDeveloper3/MinGW/bin/gcc" -g img\_hw.o img\_sw.o
"C:\Impulse\CoDeveloper3\Libraries/ImpulseC.lib" -o ImageFilter.exe
======= Build of target 'build\_exe' complete =======

As you can see, CoDeveloper has invoked the **gcc** compiler three times to build and link this application, resulting in an output file called **ImageFilter.exe**. This executable is what is called a *software simulation executable*. You can execute this file either using a command line, or by executing

#### **Running the Application Monitor**

from within CoDeveloper.

When running the executable, you have the choice of also running the CoDeveloper Application Monitor, which allows you to observe the movement of data through the data streams and verify correct process-to-process connectivity.

Start the Application Monitor by selecting **Tools -> Application Monitor**. A new window will appear as shown below:



To start your simulation executable running, leave the Application Monitor open on your desktop, return to the CoDeveloper application and select **Project -> Launch Software Simulation Executable**.

You will see a console window appear as the application begins running:



This console window displays any messages that result from **printf** statements in the C application, as well as accepting any required keyboard input.

Now make the Application Monitor Window window active, and select the **Block Diagram** tab. You should see an automatically generated block diagram similar to the following:



(The order of the blocks displayed in the diagram may be different, depending on the order in which the threads initialize on your system.)

This block diagram provides you with a quick way to verify correct stream connections.

Now, click on the **filter** block to push into the **filter** process. You will see a display similar to the following:



This view allows you to monitor the transaction-by-transaction movement of data between the processes in your application. If you have used **cosim\_logwindow\_fwrite** functions to instrument your processes, you would also see messages appearing in the transcript section of this window. These **cosim\_logwindow** related functions can be particularly useful to augment source level debugging for larger, multiple process applications.

#### **Next Step**

Notes on Hardware Generation

## 1.4 Notes on Hardware Generation

#### Image Filter Tutorial, Step 4

At this point you have successfully simulated a multiple-process C-language application. If you also went through the the tutorial titled <u>Creating VHDL and Verilog from C-Language</u>, then you also have a basic knowledge of the software-to-hardware generation process.

Let's take a moment to generate hardware for this example, and examine the generated HDL. We will view the generated hardware in the form of VHDL; if you generated Verilog, the syntax will be different but the generated hardware will be similar.

Select **Project -> Generate HDL** to start the hardware generation. When processing is complete, you should see messages that include the following:

Build	<b>t</b> ×
	^
   Block #0:   Stages: 1   Max. Unit Delay: 0   Block #1 pipeline:   Latency: 9   Rate: 1   Max. Unit Delay: 96   Effective Rate: 96  Block #2:   Stages: 1   Max. Unit Delay: 0	
Operators:   23 Adder(s)/Subtractor(s) (32 bit)   3 Multiplier(s) (17 bit)   1 Comparator(s) (9 bit)   1 Comparator(s) (32 bit)	=
Total Stages: 11   Max. Unit Delay: 96   Estimated DSPs: 12	
 Writing output done	~

As in the simpler FIR filter example, these messages provide you with a summary of estimated pipeline rates and operator usage for each Impulse C process.

Now, invoke the State Master Explorer tool to investigate the generated hardware. Select **Tools -> Stage Master Explorer**, then select the img.xic file to start the Explorer tool.

Elle Edit Tools Help         □ C:\Umpubse\CoDeveloper3tE         □ columns         □ Block 0         □ Block 2         □ Block 4         □ Block 4         □ Block 5         □ Block 6         □ Block 8         □ Block 13         □ Block 13         □ Block 13         □ Block 2         □ Block 8         □ Block 8         □ Block 13         □ Block 13         □ Block 13         □ Block 13         □ Block 14         □ Block 15         □ Block 16         □ Block 13         □ Block 14         □ Block 15         □ Block 16         □ Block 17         □ Stage 0         □ Stage 1         □ Stage 1         □ Stage 1         □ Stage 1         □ Stage 6         □ Stage 7         □ Stage 8         □ Block 2         □ Block 1 SUMMARY:         □ Block t 1 SUMMARY:         □ Block type:	😰 Stage Master Explorer	
□ C:\Impulse\CoDeveloper3te       Source Code       Datapath         □ columns       □ Source Code       Datapath         □ block 2       □ Source Code       Datapath         □ block 2       □ Source Code       Datapath         □ block 2       □ Source Code       Datapath         □ block 3       □ Source Code       Datapath         □ block 4       □ block 5       □ Source Code         □ block 5       □ Source Code       Datapath         □ block 6       □ Sop 9       □ block 13         □ block 1       □ Source Code (unt32) (unt32) p01 1 1 1 + 1 (unt32) ((unt32) p02 1 1 , <<< 1 1 + 1 (unt32) ((unt32) p02 1 1 , <<< 1 1 + 1 (unt32) ((unt32) p02 1 1 , <<< 1 1 + 1 (unt32) ((unt32) p02 1 1 , <<< 1 1 + 1 (unt32) ((unt32) p02 1 , <<< 1 1 + 1 (unt32) ((unt32) p02 1 , <<< 1 1 + 1 (unt32) ((unt32) p02 1 , <<< 1 + 1 + 1 (unt32) ((unt32) p02 1 , <<         □ filter       □ block 0       □ source gato (s sop (unt16) ((unt16) (sop >> g 7 ) g ) g ;          □ stage 7       □ stage 7       □ stage 7          □ stage 7       □ stage 7       □ stage 6         □ stage	<u> E</u> dit <u>T</u> ools <u>H</u> elp	
	<ul> <li>C:\Impulse\CoDeveloper3\E</li> <li>columns</li> <li>Block 0</li> <li>Loop 1</li> <li>Block 2</li> <li>Loop 3</li> <li>Block 4</li> <li>Loop 5</li> <li>Block 6</li> <li>Loop 7</li> <li>Block 8</li> <li>Loop 9</li> <li>Block 13</li> <li>filter</li> <li>Block 13</li> <li>filter</li> <li>Block 0</li> <li>Pipeline 1</li> <li>Stage 0</li> <li>Stage 1</li> <li>Stage 3</li> <li>Stage 4</li> <li>Stage 7</li> <li>Stage 8</li> <li>Block 2</li> </ul>	Source Code       Datapath         156       p40=1       p41:         156       p41=1       p42:         156       p42=1       p43:         156       p42=1       p43:         156       p42=1       p43:         156       p42=1       p43:         156       p42=1       data0:         159       p14=1       data1;         160       p24=1       data2;         161       p34=1       data2;         162       p44=1       data4;         164       sop=g       (uint32) p01_1 )_1 +_1 (uint32) ((uint32) p02_1 )_1 <<<_1 1+_1 (uint32) ((uint32)         163       suif_tmp0=g       32640 <_g sop;         if (suif_tmp0){       result=g       255;         } else {       {         172       result=g       (uint16) ((int16) (sop >>_g 7)_g )_g ;         }       }       *         BLOCK 1 SUMMARY:       *         Block type: pipeline       *         Latency: 9       Rate (cycles/result): 1         Max. Unit Delay: 96       Effective Rate: 96

Use the navigation tree control and the **Source Code** and **Datapath** windows to explore the generated hardware structures and see how the C code for **columns** and **filter** have been parellelized.

If you wish, you can also open the generated VHDL source code and explore the generated hardware code. The generated hardware is located in the **hw** subdirectory of the project, in the files **img\_top.vhd** and **img\_comp.vhd**.

🗝 Impulse CoDeveloper Ap	plication Ma	nager Universal Edition - [ImageFilter5X5] - [img_top.vhd] 🛛 📃 🗖 🔯
Eile Edit View Project Too	ols <u>W</u> indow <u>H</u>	telp
: 🚰 😅 🕼 🖹 🚇 🍄 🕞	% 🖻 🖻	いち ペール ダーぬ 🦛 🍺 🎚 🆽 図 🍉 🛗 🗠 🙁 🗶 🖉
Project Explorer <b>4</b> ×	🕖 Start Page	🙋 Readme.htm 🕞 img_hw.c 🏳 img_sw.c 🏳 img_top.vhd 🏳 img_comp.vhd 🏼 🖉 🔻 🗙
	19	library impulse:
	19	use impulse mem if components all.
E Application mager literary 5	20	ast impulse.mem_II_components.dif,
by 01 inc hure	21	entity img arch is
ing_nw.c	22	port (
▶ <b>⊡</b> img_sw.c	23	reset : in std ulogic;
	24	sclk : in std_ulogic;
h <mark>w h</mark> img.h	25	clk : in std_ulogic;
▶ <b>b</b> ] bmp.h	26	p_producer_pixels_raw_en : in std_ulogic;
Project Files	27	p_producer_pixels_raw_eos : in std_ulogic;
🖃 🔄 Document Files	28	<pre>p_producer_pixels_raw_data : in std_ulogic_vector (15 downto 0);</pre>
📄 📄 Readme.htm	29	<pre>p_producer_pixels_raw_rdy : out std_ulogic;</pre>
🛄 Other Files	30	p_consumer_pixels_filtered_en : in std_ulogic;
	31	p_consumer_pixels_filtered_data : out std_ulogic_vector (15 downto
	34	p_consumer_pixels_filtered_eos : out std_ulogic;
	33	end.
	35	enu,
	36	architecture structure of imm arch is
	37	component columns is
	38	port (
	39	reset : in std ulogic;
	40	sclk : in std ulogic;
	41	clk : in std_ulogic;
	42	<pre>p_input_stream_rdy : in std_ulogic;</pre>
	43	p_input_stream_en : inout std_ulogic;
	44	<pre>p_input_stream_eos : in std_ulogic;</pre>
	45	p_input_stream_data : in std_ulogic_vector (15 downto 0);
	46	p_r0_rdy : in std_ulogic;
	47	n rfl en : inout std ulogic:
	System	<b>ů</b> ×
	Loading Stage	Master Explorer: C:\Impulse\CoDeveloper3\StageMaster\bin\impulse_sm.exe-i
	-aL:\impulse\L "C:\impulse\Co	oDeveloper3\Architectures\xilinx_generic.xml :Developer3\Evamples\Image\Image\ImageFilterKiernel5\/5\imgivic'' \ StageMasterLogityt
	o. simpoise (or	a erenepere iz namprev innege inneger ikenkenneler is inng nie 17 oktopendskeizeg, nit
	10101	
< III >	Build A	ind in Files District System
Ready		

#### **Top-Level HDL Entity (Module)**

Recall that in our original C code, the I/O interfaces were described using **co\_stream** data, and using stream-related functions such as **co\_stream\_read** and **co\_stream\_write**.

In the generated hardware, the HDL file with the \_top file name suffix (in this case img\_top.vhd) represents the top-level I/O implementing these streaming interfaces, as shown below:

```
entity img_arch is
port (
    reset : in std_ulogic;
    sclk : in std_ulogic;
    clk : in std_ulogic;
    p_producer_pixels_raw_en : in std_ulogic;
    p_producer_pixels_raw_eos : in std_ulogic;
    p_producer_pixels_raw_data : in std_ulogic_vector (15 downto 0);
    p_producer_pixels_raw_rdy : out std_ulogic;
    p_consumer_pixels_filtered_en : in std_ulogic;
```

```
p_consumer_pixels_filtered_data : out std_ulogic_vector (15 downto 0);
p_consumer_pixels_filtered_eos : out std_ulogic;
p_consumer_pixels_filtered_rdy : out std_ulogic);
end;
```

For each of the two streams, notice that there are data and flow control signals with the suffix \_data, \_en, \_rdy and \_eos. These flow control hardware signals are documented in the Impulse User's Guide and can be used to connect other streaming hardware (as as analog-to-digital inputs, video inputs and other streaming hardware) directly to an Impulse-generated streaming hardware process.

Also notice the names used when generating the I/O signals. Because we did not specify actual port names for our input and output streams, the compiler has assigned names to the hardware streams based on their source and destination, in this case the **producer** and **consumer** processes. In a real-world application we might choose to assign specific names to these streams, using a **co\_port\_create** function, or choose a platform support package that automatically generates appropriately named I/O wrappers for our target platform.

#### **Component-Level HDL Entities for Columns and Filter**

To view the lower-level HDL code for the columns and filter subroutines, open the **img\_comp.vhd**. This HDL file includes the state machines and other logic that implements the parellized and pipelined operations described in C.

17

🖙 Impulse CoDeveloper Application Manager Universal Edition - [ImageFilter5X5] - [img_comp.vhd] 📃 🔲 🔯					
Eile Edit View Project To	ols <u>Wi</u> ndow <u>H</u> elp				
: 🚰 😅 🕼 🖹 🚇 🍄 🖬	X 🖻 🛍 🏷 🖉   // 1/ 1/ 1 🛤 🕼 🍻 ] : 🛗 🕺 🕨   🛗 🖷 🖳 🛃   🖉   🗶   🖉   🤌 ] ,				
Project Explorer 🛛 🗣 🗙	😢 Start Page 🙋 Readme.htm 🕞 img_hw.c 🕞 img_sw.c 🕞 img_top.vhd 🕞 img_comp.vhd 🍕 👂 🤫	₹ X			
	806 hil store i				
	807 s hll vstall(1) <=				
	808 $(1/p)$ (1/p) row and p r1 rdv) and p r2 rdv) and p r3 rdv)	an			
	809 '1';				
	810 ti456 B <= s bll 0.f j0(9 downto 0);				
ing_sw.c	811 ni456_B <= p_B_imm2;				
	812 ni723_p04 <= ni456_B;				
my h img.h	813 ti463_C <= s_b11_0.f_j0(9 downto 0);				
h bmp.h	814 ni463_C <= p_C_imm2;				
Project Files	815 ni724_p14 <= ni463_C;				
🖻 🔄 Document Files	816 ti470_D <= s_b11_0.f_j0(9 downto 0);				
🔚 Readme.htm	$817$ $n1470 D <= p_D_1mm2;$				
Other Files	$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
1000 C	$820 \qquad ni477 E <= n E imm2:$				
	821 $ni726 n34 \le ni477 F$				
	822 ni727 p44 <= r input stream;				
	823 ni522 r e q 0 <= s bl1 0.f j0(9 downto 0);				
	824 ni529 r e g l <= s bll 0.f j0(9 downto 0);				
	825 ni536_r_e_g_2 <= s_b11_0.f_j0(9 downto 0);				
	826 ni543_r_e_g_3 <= s_b11_0.f_j0(9 downto 0);				
	827 s_bll_vbreak(1) <= '0';				
	828 process (clk)				
	829 begin				
	830 if (clk'event and clk='1') then				
	831 if $(s_{bll})$ write $(1) = (1)$ then				
	$\begin{array}{c} 832 \\ s_{b11} 1.t_{r} e_{g_{3}} <= n1543 r e_{g_{3}}; \\ nt 526 r e_{g_{3}}; \\ nt $				
	$\begin{array}{c} \text{o} \text{o} \text{o} \text{o} \text{o} \text{o} \text{o} o$				
	835 shlllfreq $0 \le ni522$ req $0$ .	~			
		>			
		n 🗸			
	pystem Des diese Nacher Forderen O. Unseit ist Par Desideren Of Characher statisticher die 1997 2007 (	4 ×			
	Loading Stage Master Explorer: U: \Impulse \Loueveloper3\StageMaster\Din \Impulse_sm.exe -i -aC:\Impulse\CoDeveloper3\Architectures\xilinx_generic xml				
	"C:\Impulse\CoDeveloper3\Examples\Image\ImageFilterKernel5X5\img.xic" > StageMasterLog.txt				
		V			
	Wordd Constanting to Constant				
Ready					

#### **Next Steps**

You have now completed this tutorial. At this point you may want to explore other examples provided with CoDeveloper, or explore some of the more advanced, platform-specific tutorials to learn more about how to use the generated HDL in actual hardware.

For additional information other detailed tutorials, please visit the Tutorials page at the following location:

www.ImpulseAccelerated.com/Tutorials