

WARNING

THE FOLLOWING SERVICING INSTRUCTIONS ARE FOR USE BY QUALIFIED PERSONNEL ONLY. TO AVOID PERSONAL INJURY, DO NOT PERFORM ANY SERVICING OTHER THAN THAT CONTAINED IN OPERATING INSTRUCTIONS UNLESS YOU ARE QUALIFIED TO DO SO.

PLEASE CHECK FOR CHANGE INFORMATION AT THE REAR OF THIS MANUAL.

468 DIGITAL STORAGE OSCILLOSCOPE

SERVICE VOLUME I

INSTRUCTION MANUAL

Tektronix, Inc. P.O. Box 500 Beaverton, Oregon 97077

070-3515-00 Product Group 40 Serial Number _____

First Printing AUG 1980 Revised DEC 1981

VOLUME I TABLE OF CONTENTS

	Page			Page
	LUSTRATIONS	SECTION 2	OPERATING INSTRUCTION (cont)	
LIST OF TA	ABLESvii		OPERATORS OPTION	
OPERATOR	S SAFETY SUMMARYviii		INFORMATION	.2-22
SERVICING	SAFETY SUMMARYix		GENERAL DESCRIPTION	.2-22
			OPTION 02 SPECIFIC	
			OPERATING INFORMATION	.2-23
SECTION 1	SPECIFICATION	SECTION 3	THEORY OF PERATION	
			INTRODUCTION	. 3-1
	INTRODUCTION 1-1 NON STORE MODE 1-1		SECTION ORGANIZATION	. 3-1
	STORAGE MODE 1-1		TEGRATED CIRCUIT	
	AVAILABLE OPTIONS 1-2		DESCRIPTIONS	. 3-1
	SPECIFICATION TABLES 1-3		GENERAL DESCRIPTION	
	of Edit Total TribeEdit 1.1.1.1.1.1.		CONVENTIONAL OPERATION.	. 3-1
SECTION 2	OPERATING INSTRUCTIONS		DIGITAL STORAGE	
5_55			OPERATION	
	INSTALLATION 2-1		DETAILED CIRCUIT DESCRIPTION .	
	PREPARATION FOR USE 2-1		CHANNEL 1 PREAMP	
	CONTROLS, CONNECTORS AND INDICATORS 2-3		CHANNEL 2 PREAMP	. 3-9
	VERTICAL 2-3		VERTICAL SWITCHING	
	DISPLAY AND CALIBRATOR 2-5		LOGIC	
	TRIGGERING (both A and B		VERTICAL MODE SWITCH VERTICAL OUTPUT	.3-15
	if applicable)		AMPLIFIER	2 17
	HORIZONTAL AND POWER		A AND B TRIGGER	.3-17
	DIGITAL STORAGE		GENERATORS	3.18
	REAR PANEL		SWEEP AND Z-AXIS LOGIC	
	RIGHT SIDE PANEL		A AND B SWEEP	.0 .0
	LEFT SIDE PANEL		GENERATORS	.3-24
	OSCILLOSCOPE DISPLAYS2-17		A AND B TIMING SWITCH	.3-26
	NON STORE DISPLAYS2-17		HORIZONTAL AMPLIFIER	.3-26
	NORMAL SWEEP DISPLAY 2-17		CRT CIRCUIT	
	MAGNIFIED SWEEP DISPLAY2-18		CALIBRATOR	.3-31
	B DELAYED SWEEP DISPLAY 2-18		A/D CONVERTER AND	
	ALTERNATE MORIZONTAL		CHANNEL SWITCH	
	SWEEP DISPLAY		ACQUISITION MEMORY	
	X-Y DISPLAY		MICROPROCESSOR	
	SINGLE WEEP DISPLAY		TIME BASE	.3-46
	NOPM STORAGE MODE		STORAGE DISPLAY CONTROL	0.50
	DISPLAY		AND LED READOUT	.3-53
	NVELOPE STORAGE MODE		STORAGE DISPLAY RAM AND Z-AXIS	2 55
	DISPLAY		STORAGE DISPLAY X- AND	.ა-၁၁
	AVG STORAGE MODE		Y-AXIS	3-50
	DISPLAY (OPTION)		MAIN POWER SUPPLY	
	SAVE STORAGE MODE		STORAGE POWER SUPPLY	
	DISPLAY		GENERAL PURPOSE	.5 55
	SAVE REF DISPLAY2-22		INTERFACE BUS (GPIB)	.3-67

VOLUME I TABLE OF CONTENTS (cont)

	Page		Page
SECTION 4	CALIBRATION	SECTION 5	MAINTENANCE
	PERFORMANCE CHÉCK. 4-4 PURPOSE 4-4 LIMITS AND TOLERANCES 4-4 TEST EQUIPMENT REQUIRED 4-4 SPECIAL FIXTURES 4-4 TEST EQUIPMENT ALTERNATIVES 4-4 PREPARATION 4-4 INDEX TO PERFORMANCE CHECK PROCEDURE 4-5 VERTICAL 4-6 TRIGGERING 4-15 HORIZONTAL 4-18		PREVENTIVE MAINTENANCE
	GATE OUTPUTS, EXTERNAL Z-AXIS, AND CALIBRATOR4-24		TECHNIQUES 5-7 CORRECTIVE MAINTENANCE
	ADJUSTMENT PROCEDURE		STATIC-SENSITIVE COMPONENTS
	VEDTICAL4-34 TRIGGERING4-49 AORIZONTAL4-62 GATES, CALIBRATOR, AND EXT Z-AXIS4-71 STORAGE POWER SUPPLY .4-73 STORAGE VERTICAL .4-75		POWER TRANSFORMER REMOVAL AND REPLACEMENT
	STORAGE TRIGGERING		INTEGRATED CIRCUITS 5-34 REMOVAL AND REPLACEMENT OF INTERCONNECTING PINS 5-35

VOLUME I TABLE OF CONTENTS (cont)

	Page		Page
SECTION 5	MAINTENANCE (cont)	SECTION 6 OPTIONS	
SECTION 5	MAINTENANCE (cont) REMOVAL AND REPLACEMENT OF CERAMIC TERMINAL STRIPS	OPTION 02—GPIB OPTION 04 EMC ENVIRONMENTAL OPTIOM 05—TV SYNC SEPARATOR (GENERAL) OPTION 78—TYPE P11 PHOSPHOR OPTION 05—TV SYNC SEPARATOR (SPECIFIC) ADJUSTMENT LOCATIONS TROUBLESHOOTING CHARTS	6-1 6-1 6-2
	SIGNATURE-ANALYSIS TESTING	CHANGE INFORMATION	
		•	

VOLUME II TABLE OF CONTENTS

LIST OF ILLUSTRATIONS

OPERATORS SAFETY SUMMARY

SERVICING SAFETY SUMMARY

SECTION 7 REPLACEABLE ELECTRICAL PARTS

SECTION 8 DIAGRAMS

SECTION 9 REPLACEABLE MECHANICAL PARTS

ACCESSORIE

CHANGE INFORMATION

VOLUME I LIST OF ILLUSTRATIONS

Figure	Pi	age	Figure		Page
	The 468 Digital Storage Oscilloscope	X	3-11	Detailed block diagram of the Horizontal Amplifier circuit	3 -27
2-1	Ac-power-source switches, line fuse, and		3-12	Detailed block diagram of the CRT and	
	power cord			Z-Axis Amplifier circuit	.3-28
2-2	Optional power cords for the 468	2-2	3-13	DC Restorer ac-drive signal	.3-30
2-3	Vertical controls, connectors, and indicators :		3-14	Effect of Z-Axis output on the DC Restorer	
2-4	Display controls and CALIBRATOR	2-5		signal	.3-31
2-5	Trigger controls, connectors, and indicators :	2-6	3-15	Detailed block diagram of the Calibrator	
2-6	Sweep rate and position controls and			circuit	.3-32
	indicators	2-8	3-16	Calibrater circuit waveform diagram	
2-7	Horizontal display, B INTENSITY, DELAY		3-17	Simplified illustration of Data Selector	
	TIME POSITION, and power controls			U540 switching operation	.3-35
	and indicator	2-9	3-18	NORM Storage Mode Acquisition timing	
2-8	Digital storage controls and indicators 2-	-10		diagram	.3-36
2-9	Digital storage left side panel controls		3-19	Simplified illustration of Data Selector	
	and indicator	-13		U216 switching operation	.3-37
2-10	Rear panel controls and connectors	15	3-20	ENVELOPE Storage Mode Acquisition	
2-11	Rear panel and right side panel power			timing diagram	.3-38
	controls, connectors, and indicators 2-	-16 🥖	3-21	Address decoding timing diagram	
2-12	Left side panel controls	-16	3-22	Detailed block diagram of the Address	
2-13	A typical system using the general purpose			Decoding and Strobe Generation circuits	.3-41
	interface bus (GPIB)	_3	3-23	Simplified illustration of Multiplexer U118	
2-14	A typical handshake timing sequence			switching operation	.3-49
	(idealized)	-24	3-24	Sample Rate Timing Generator divide-by-ten	
2-15	GPIB connector and pin assignments	-26		timing diagram	.3-50
2-16	GPIB switch register		3-25	Simplified block diagram of the LED Display	
				circuit	.3-54
3-1	Posis block discuss of the ACO Ox III		3-26	Bit controlling plan for U759 and U748	
3-1	Basic block diagram of the 468 Oscilloscope,		3-27	Display-start timing diagram	
2.0	conventional operating portion	3-2	3-28	Simplified illustration of Clock Divider	.0 00
3-2	Basic block diagram of the 463 digital			U245	3-56
0.0	storage circuitry	3-3	3-29	Partial circuit diagram of the Storage Display	.0 00
3-3	Detailed block diagram of the Channel 1			X-Axis signal path	3-63
0.4	Preamplifier circuit	3-7	3-30	Detailed block diagram of the Main	.0 00
3-4	Detailed block diagram of the Vertical	4.0		Low-Voltage Power Supply circuit	3-64
0.5	Switching Logic circuit		3-31	Foldover circuit action	3-65
3-5	Partial Table 3-1	·12			.0 00
3-6	Switching ways orm at the junction of				
0.7	R503 and R504				
3-7	Vertical Alt Sync pulse at U409 pin 9 3-		4-1	Test setup for A and B triggering checks	.4-16
3-8	Simplified diagram of the Vertical Output		4-2	Typical display when high-frequency	
	Amplifier circuit	∙17		compensation is correctly adjusted	.4-43
3-9	Detailed block diagram of the NON STORE		4-3	Location of timing adjustments accessed	
	Syleep and Z-Axis Logic circuit			through the Storage Display circuit board	.4-48
3-10	Detailed block diagram of the A Sweep		4-4	Test setup for A and B triggering checks	
	Generator circuit	24		and adjustments	.4-50

VOLUME 1 LIST OF ILLUSTRATIONS (cont)

Figure	Pago	e Figure	Page
5-1	RAM error code display 5-4	5-8	Switch closure test crt display
5-2	Explanation of troubleshooting chart	5-9	Stop at 256/jitter correction test crt
	procedure block notations 5-5	;	display
5-3	Multi-connector holder orientation 5-7	5-10	Stop at 512/dot RAM test crt display 5-42
5-4	Removing the wrap-around cabinet 5-15	j	
5-5	Location and color of the power transformer	6-1	The 468 Option 04 power-input and
	main power supply secondary leads 5-26	;	transformer frcuitry 6-2
5-6	The 468 in servicing position5-37		The 468 Oscilloscope with Option 05 6-3
	, , , , , , , , , , , , , , , , , , ,	6-3	Option 05, TV Sync Separator,
5-7	Location of the test ROM and test jumpers		simplified block diagram 6-9
	on the Microprocessor circuit board 5-38	3 6-4	Field selection timing diagram 6-12

VOLUME II LIST OF ILLUSTRATIONS

Figure		Figure	
8-1	Color codes for resistors and capacitors.	8-14	A11 Vertical Preamplifier and A24 Attenuator
8-2	Semiconductor lead configurations.		boards.
8-3	Locating component on schematic diagrams	8-15	A14 Vertical Mode Switch and A25 Probe
	and circuit board inustrations.		Coding boards.
8-4	468 block diagram (conventional portion).	8-16	A23 Vertical Output board.
8-5	Vertical Mode Switch block diagram.	8-17	A12 Trigger board.
8-6	A/D Converger and Channel Switch block	8-18	A15 Interface board.
	diagram.	8-19	A13 Timing board.
8-7	Acquisition Memory block diagram.	8-20	A21 Microprocessor board.
8-8	Storage Display RAM and Z Axis block diagram.	8-21	A18 Memory board.
8-9	Storage Display X and Y Axis block diagram.	8-22	A16 Storage Display and A20 Readout boards.
8-10	Sorage Display Control and LED Readout block	8-23	A19 Time Base/Power Supply and A22 Line
	diagram.		Selector boards.
8-11	Microprocessor block diagram.	8-24	A17 GPIB board.
8-12	Time Base block diagram.	8-25	A29 TV Sync Separator board.
8/13	Option 02 GPIB block diagram.	8-26	Vertical Input changes, 468 Option 05.

ri REV JUN 1981

VOLUME I LIST OF TABLES

Table	Page	Table		Page
1-1	Electrical Characteristics 1-3	4-15	CH 1 Low-Frequency Compensation	.4-40
1-2	Environmental Characteristics	4-16	CH 2 Low-Frequency Compensation	.4-41
1-3	Physical Characteristics	4-17	VOLTS/DIV Compensation	.4-42
1-4	Option Electrical Characteristics	4-18	A and B Timing Accuracy	.4-67
		4-19	A and B Magnified Accuracy	.4-68
2-1	Fuse Selection 2-1	4-20	Differential Time Accuracy	.4-69
2-2	Regulating Ranges2-2	4-21	Digital Storage Power Supply Limits	.4-74
2-3	Priority Storage Plan	4-22	VOLTS Cursor Readout Accuracy	.4-77
2-4	468 GPIB Function Subsets	4-23	Storage C Accuracy	.4-78
2-5	Interface Commands	4-24	0.5 to 2.0 mV VOLTS Readout Accuracy	.4-79
2-6	468 Status Bytes	4-25	Storage Timing Accuracy	.4-92
2-7	BNF Symbol Notation	4-26	0 /2 -μs to 1.0-μs Timing Accuracy	.4-93
3-1	Read-Only Memory U408 Logic			
3-2	Front Panel Strobe Generation	5-1	Suggested Troubleshooting Equipment	. 5-8
3-3	Channel Switch Control Logic	5/2	Relative Susceptibility to Static Discharge	
3-4	Address Block Assignments		Damage	.5-11
3-5	Address Block Y7 Control Bit Assignments3-44	5-3	Maintenance Aids	.5-14
3-6	Microprocessor Interrupts	5-4	Service Routine Switch Settings	.5-39
3-7	Sample Rate Divide Chain	5-5	Time Base Verification Routines	.5-42
3-8	Timing Signal Selection at U120	5-6	GPIB Data Bus Error Display	.5-43
3-9	Chop Drive Switching Logic	5-7	468 Digital Storage Oscilloscope Signature	
3-10	U528 Switching Logic Table		Versions	.5-44
		5-8	Kernel Test Signatures	.5-45
4-1	Test Equipment Required	5-9	ROM Test Signatures	.5-46
4-2	DC Accuracy Limits 4-8	5-10	Trap Test Signatures	.5-47
4-3	VOLTS Cursor Readout Accuracy 4-9	5-11	I/O Register Signatures	.5-48
4-4	Low-Frequency Compensation Setup 4-10	5-12	Display RAM Signatures	.5-50
4-5	A and B Timing Accuracy4-19	5-13	System and Scratch RAM Signatures	.5-52
4-6	Storage Timing Accuracy	5-14	Acquisition RAM (Write) Signatures	.5-53
4-7	0.02 μs to 2.0 μs Timing Accuracy	5-15	Acquisition Data Signatures	.5-54
4-8	Delay or Differential Time Accuracy4-22	5-16	Acquisition Address Signatures	.5-55
4-9	Adjustment Interactions4-27	5-17	Acquisition RAM (Read) Signatures	.5-56
4-10	Main Power Surply Limits	5-18	Stop at 512 Signatures	.5-57
4-11	Typical Main ower Supply Ripple 4-31	5-19	GPIB Data Signatures	.5-58
4-12	Vertical De Accuracy	5-20	Acceptor Handshake Signatures	.5-60
4-13	Maximum Overshoot or Rounding	5-21	Source Handshake Signatures	.5-61
4-14	Vertical Output Low-Frequency	5-22	Record Counter String Signatures	.5-62
	Corpensation	5-23	Time Base Counter String Signatures	.5-62

SPECIFICATION

INTRODUCTION

The TEKTRONIX 468 Oscilloscope is a portable digital storage oscilloscope with a four-trace, dc-to-00 MHz, vertical deflection system. The 468 combines an easy-to-use storage function with cursor measurement of time and voltage. Measurement values are indicated on a four-digit, seven-segment LED display.

NON STORE MODE

In the NON STORE mode, the 468 operates as a conventional oscilloscope that can display CH 1, CH 2, ADD, and A TRIG VIEW (external trigger only) simultaneously. The vertical deflection system has calibrated deflection factors ranging from 5 mV to 5 V per division. The horizontal deflection system has calibrated A Sweep rates from 0.5 s to 0.02 μ s per division and is capable of operating in the following sweep modes: A, A intensified by B, A alternated with delayed B, and B delayed. The calibrated B Sweep rates are from 50 ms to 0.02 μ s per division.

The horizontal magnifier circuit feature increases each sweep rate by a factor of 10. This provides a maximum sweep rate of 2 ns per division when the TIME/DIV switch is in the $0.02~\mu s$ per division position.

STORAGE MODE

The 468 digital storage circuitry has a 10 MHz Useful Storage Bandwidth for the acquisition of signals, and will display the acquired waveform with a bright, flicker-free trace. With the digital storage feature, low-frequency signal analysis and waveform measurements—previously difficult or impossible to make—are easily performed. A choice of two standard and one options signal acquisition modes are available: NORM and ENYELOPE (standard) and AVG (optional). Two storage functions are available to hold a display indefinitely for measurement and comparison: SAVE Storage Mode (stops acquisition) and SAVE REF (holds a reference risplay and continues acquisition in the selected Storage Mode). Using the PRE TRIG or POST TRIG Storage Window, waveform data may be acquired prior to or after the trigger. Time and voltage measurements on the acquired waveform are easily made using the VOLTS and TIME Cursor Functions, and the measurement values are indicated on a four-digit, seven-segment light-emitting diods (LED) display.

Digital storage adds three TIME/DIV switch positions, increasing the storage time base to 5 s per division (a total sweep time of 50 s). The waveshape of signals acquired at these low frequencies would be impossible to view on a conventional oscillosoppe. Digital storage circuitry, however, constantly refeshes an acquired waveform to produce a directly viewable display for ease of analysis and measurement. Three added VOLTS/DIV switch positions increase the digital storage vertical deflection sensitivity up to 0.5 mV per division. Small-amplitude signals are acquired at 5 mV per division and are amplified to produce the added sensitivity.

The digital storage signal acquisition modes are NORM and ENVELOPE Storage Modes and an optional AVG Storage Mode. Selecting NORM Storage Mode causes acquisition and display of a new waveform with each trigger. The display in this mode most resembles conventional oscilloscope displays, and waveforms acquired will react to the oscilloscope front-panel controls with each trigger.

When ENVELOPE Storage Mode is chosen, the maximum and minimum waveform values for a selected number of sweeps are acquired, and the resultant waveform envelope is displayed. This mode is useful for detecting noise and spurious or erratic signals.

Choosing the optional AVG Storage Mode allows waveforms to be acquired for a selected number of sweeps and causes the averaged value of the acquired signals to be displayed. In this mode, signal-to-noise ratio is improved in direct proportion to the square root of the number of sweeps acquired, and noise accompanying the signal is either averaged out or reduced to a small level. The signal acquired in the AVG Storage Mode is processed to increase the vertical resolution of the displayed signal. This feature is very useful for displaying small-amplitude signals acquired in the 0.5, 1, and 2 mV per division positions of the VOLTS/DIV switch.

OPERATING INSTRUCTIONS

This section of the manual provides information on instrument installation and power requirements. The functions of controls, connectors, and indicators are described, and procedures intended to familiarize the operator with obtaining basic oscilloscope displays are included. For more complete operating information, refer to the 468 Operators Manual.

INSTALLATION

The 468 is shipped in its carton with its standard accessories (listed on the "Accessories" tab page at the ent of Volume II of this manual). At installation time, save the shipping carton and packaging materials for repackaging. Refer to the "Maintenance" section of this manual for repackaging information.

PREPARATION FOR USE

NOTE

For instruments with Option 02 (GPIB), a firmware bug exists in both version 1.0 and version 2.0 ROM. This causes an incorrect transmission of the Y-multiplier and the Y-units of a waveform whenever the acquired waveform is vertically uncalibrated or when an ADD display is obtained with unequal VOLTS/DIV switch settings. To avoid this bug, rotate the VAR VOLTS/DIV controls into the detent position and use the same VOLTS/DIV switch setting on both channels for ADD displays when acquiring the data for transmission.

Safety Considerations



This instrument may be damaged if operated with either the Line Voltage Selector switch or the Regulating Range Selector switch set for the wrong applies ac-power input source voltage or if the wrong the fuse is installed.

Refer to the Safety Summary at the front of this manual for power source, grounding, and other safety considerations pertaining to the use of this instrument. Before applying power, verify that the Line Voltage Selector switch and the Regulating Range Selector switch are both set for the ac-power input voltage source available and that the proper line fuse is installed.

Line Voltage Selection

This instrument operates from either a 115-V or a 230-V nominal ac-power source with a line frequency from 48 Hz to 440 Hz. To convert the instrument for operation from one ac source to the other, disconnect the power cord from the power input source, and move the Line Voltage Selector (230/115) switch to the position indicating the available nominal voltage (see Figure 2-1). The detachable power cord may have to be changed to match the ac-power-source outlet. (See the "Power Cord" discussion in this manual for optional power cords.) Verify that the proper line fuse is installed (see Table 2-1).

Regulating Range Selection

The Regulating Range Selector (HIGH/LOW) switch is located on the right side panel near the Line Voltage Selector switch (Figure 21). Verify that the selector switch

Table 2-1 Fuse Selection

Line Voltage Selector Switch Position	Fuse Size
116 V Nominal	1.5 A, 3AG, Slow-blow
230 V Nominal	0.7 A, 3AG, Slow-blow




Figure 2-1. Ac-power-source switches, line fuse, and power cord.

THEORY OF OPERATION

INTRODUCTION

SECTION ORGANIZATION

This section contains a functional description of the 468 Digital Storage Oscilloscope circuity. The discussion begins with a general summary of instrument functions broken down into conventional and digital storage operation. Following the General Description, each major circuit is explained in detail, using functional block diagrams and schematic diagrams to show the interconnections between parts of the circuitry, to indicate circuit components, and to identify interrelationships with the front-panel controls. Circuit diagrams and the larger block diagrams are located in the tabbed "Diagrams" section found in Volume II of this manual. The circuit diagram associated with each description is identified in the text and indicated on the tab of the appropriate foldout page by a numbered diamond symbol. For best understanding of the circuit being described, refer to both the appropriate circuit diagram and functional block diagram.

are represented by logic symbology and terminology. Most logic functions are described using the positive logic convention. Positive logic is a system of notation whereby the more positive of two levels is the TRUE, or 1 state; the more negative level is the FALSE or 0 state. In this logic description the TRUE state is referred to as HI, and the FALSE state is referred to as LO. The specific voltages which constitute a HI or a LO state vary between specific devices.

In the discussion of the General Purpose Interface Bus (GPIB) ortion, signals are described as asserted (TRUE) or unasserted (FALSE) rather than HI or LO. The GPIB uses negative logic signals for bus operation. Circuitry in the 468 GPIB interface convert the negative-logic GPIB signals to positive logic signals for use within the 468.

INTEGRATED CIRCUIT DESCRIPTIONS

Digital Logic Conventions

Digital logic circuits perform many functions within this instrument. Function and operation of the logic circuits

Linear Devices

The functioning of individual linear integrated circuit devices is described in this section using waveforms or other techniques to illustrate their operation.

GENERAL DESCRIPTION

In the following verall functional description of the 468 Digital Storage Oscilloscope, refer to basic block diagrams Figures 3-1 and 3-2 and to the detailed block diagrams located in the "Diagrams" section of this manual. Each major block in the diagrams represents a major circuit within the instrument. In Figure 3-1, the numbered diamond symbol in each block refers to the appropriate schematic diagram number.

CONVENTIONAL OPERATION

Signals to be displayed on the crt are applied to the CH 1 OR X input connector or the CH 2 OR Y input connector. These input signals are then amplified by the Preamplifier circuitry. Each channel includes separate vertical deflection factor, input coupling, balance, gain, and variable attenuation switches or controls. A trigger pickoff

CALIBRATION

This section is in two parts. It contains a Performance Check and an Adjustment Procedure. The Performance Check is used to verify that the instrument meets the Performance Requirements listed in the Specification, while the Adjustment Procedure is used to restore the instrument to its original Performance Requirements.

The test equipment listed in Table 4-1, or an equivalent piece of test equipment, is required to accomplish a complete Performance Check and Adjustment Procedure. In Table 4-1, the specifications given for the equipment are the minimum necessary to provide accurate results. Therefore, the equipment used must meet or exceed the listed specifications. Detailed operating instructions for the test equipment are not provided in these procedures. Refer to the appropriate test equipment instruction manual if more operating information is required.

Table 4-1
Test Equipment Required

Description	Minimum Specification	Pyrpose	Examples of Suitable Test Equipment
Variable Autotransformer	Capable of supplying 1.5 A over a range of 108 to 132 V.	Power Supply Regulation check	General Radio W8WT3VM Variac Autotransformer.
2. Digital Voltmeter	Range, 0 to 140 V; dc voltage accuracy, ±0.15%; 4 1/2 digit display.	Low-Voltage Power Supply necks and adjustments. CRT Grid Bias adjustment. Vert- ical and Horizontal Centering adjustments. Calibrator Output adjustment.	 a. TEKTRONIX DM501A Digital Multimeter.^a b. TEKTRONIX DM44 Digital Multimeter. c. Any digital multimeter that meets minimum specification.
3. DC Voltmeter	Range, 0 to 2500 V, calibrated to 1% accuracy at -2450 V.	High-Voltage Power Supply check.	a. Triplett Model 630-NA. b. Simpson Model 262.
4. Test Oscilloscope with 10X probe and 1X probe (1X probe is optional accessory)	Bandwigth, dc to 100 MHz; minimum deflection factor, 5 mW/div; accuracy, ±3%, dual trace. Probe, 10X scale-factor switching.	Power Supply Ripple check. CRT Z-Axis compensation. Vertical Gain adjustment. A Trigger Holdoff check. A and B + Gate Output Signal check.	 a. TEKTRONIX 465B Oscilloscope with 2 (included) 10X probes. b. TEKTRONIX 475 Oscilloscope with 2 (included) 10X probes. c. TEKTRONIX P6101 Probe (1X). Part Number 010-6101-03.

^a Require a TM500-Series Power Module.

MAINTENANCE

This section of the manual contains information for use in preventive maintenance, troubleshooting, and corrective maintenance. Signature tables for use in signature analysis testing of the digital storage circuitry are contained at the end of this section. These table are used in conjunction with the troubleshooting charts located at the back of this volume.

PREVENTIVE MAINTENANCE

INTRODUCTION

Preventive maintenance consists primarily of cleaning and visual inspection. When performed on a regular basis, it can enhance instrument reliability. A convenient time to perform preventive maintenance is just prior to recalibration of the instrument. Operating the 468 under severe environmental conditions will necessitate a more frequent preventive maintenance schedule.

CLEANING

The cabinet minimizes accumulation of dust inside the instrument and should normally be in place when operating the instrument. The front cover provides dust protection for the front panel and crt face and should be installed whenever the instrument is stored or is being transported.

Exterior

Loose dust accumulated on the outside of the oscilloscope can be removed with a soft cloth or small camel-hair brush. The paint brush is particularly useful for dislodging dirt on and around the front-panel controls. Dirt that remains can be removed with a soft cloth dampened in a mild detergent and water solution. Do not use abrasive cleaners.

Interior

Dust and dirt inside the instrument should be removed as often as operating conditions require. Accumulation of dirt can cause overheating and component breakdown. Dirt on components acts as an insulating blanket, preventing efficient heat dissipation. It also provides an electrical conducting path that can result in instrument failure, especially under high humidity conditions.



Avoid the use of chemical cleaning agents that might damage the plastics used in this instrument. Do not use chemical that contain acetone, benzene, toluene, xylene, patroleum ether, white kerosene, carbon tetrachlo ide, methylene chloride, trichloroethane, trichlorotrifluoroethane (Freon 113, -tf, -ta, -te, -tmc and trichlorethylene. Recommended cleaning agents are isopropyl alcohol, kelite (1 part kelite, 10 parts water), and a solution of 1% mild detergent and 99% water.

Before performing interior cleaning, refer to the "Cabinet Removal" instructions in the Corrective Maintenance part of this section. The best way to clean the interior is to blow out the accumulated dust with dry, low-pressure air (approximately 9 pounds per square inch). Remove any remaining dirt with a soft brush or a cloth dampened with a mild detergent and water solution. A cotton-tipped applicator is useful for cleaning in narrow spaces or for cleaning ceramic terminal strips and circuit boards. Do not use an applicator on switch contacts since they tend to snag, possibly causing damage. Strands of cotton caught by the contacts can also cause intermittent electrical contact.



To prevent damage from electrical arcing, ensure that circuit boards and components are dry before applying power to the instrument.

The high-voltage circuits should receive special attention. Excessive accumulations of dirt in these areas may cause high-voltage arcing that can result in circuit component damage.

OPTIONS

Your instrument may be equipped with one or more options. This section provides a description of the available options and indicates, if necessary, where more detailed information is located in this manual.

OPTION 02—GPIB

When equipped with this option, the 468 has the capability to transmit a waveform message on a GPIB (General Purpose Interface Bus). During transmission, the last waveform acquired by the 468 will be sent to either a bus controller or a listener instrument. The waveform message format will conform to the Waveform Transmission Standard as specified in the Tektronix Standard, "General Purpose Interface Bus (GPIB), Codes and Formats (Rev C)."

Option 02 operating information and circuit descriptions are contained in sections 2 and 3 of this manual. The schematic diagram, circuit board illustration, and block diagram are located in section 8 of Volume II. Electrical and mechanical replaceable parts of Option 02 are integrated into the standard Replaceable Parts Lists also located in Volume II of this manual.

NOTE

Section 8 of the internal Service/Options switch must be set to the closed position for the GPIB option to be enabled. Refer to Figure 5-6 in the Maintenance section of this manual for the switch location.

OPTION 04—EMC ENVIRONMENTAL

The instrument is modified to meet certain specification requirements related to conducted and radiated electromagnetic interference. This option does not affect the basic instrument operating instructions presented in this manual. Option 04 reduces conducted interference over the frequency range of 150 kHz to 25 MHz and radiated interference over the frequency range of 150 kHz to 1 GHz by the following modifications:

- A cathode-rry tube mesh is installed to minimize crt faceplate adiation.
- 2. Capacitors are added across the transformer secondary windings and from the B +GATE connector to ground to reduce conducted interference.
- 3 Shielding is added over the Storage Display circuit board and at the front frame to reduce radiated interference.

If the Option 02 GPIB circuit board is installed, additional shielding is added over the top of the board to reduce radiated interference.

Electrical circuitry changes are reflected in the partial schematic diagram of the power-input and transformer circuitry shown in Figure 6-1.

Electrical and mechanical replacement parts for Option 04 are integrated into the standard Replaceable Parts Lists located in Volume II of this manual.

OPTION 05—TV SYNC SEPARATOR

This option provides the instrument with front-panel selection of additional trigger-signal processing capabilities to facilitate observation and measurement of composite video and related television waveforms. A choice of either FIELD 1 or FIELD 2 sync is made available to the A Trigger Generator via the A TRIGGER SLOPE switch.

Option 05 operating information and circuit descriptions are located in this section. The schematic diagrams and circuit board illustration are located in the Diagrams section of Volume II of this manual. Replaceable electrical and mechanical parts lists are located in Volume II of this manual.

OPTION 12—AVERAGING

This option enables the 468 digital storage circuitry to average the input signal for a selected number of sweeps. The displayed waveform will be updated at the end of each averaging cycle, and then the cycle will be repeated. Acquisition of low-amplitude waveforms is greatly enhanced by noise cancellation that occurs in the averaging process.

Operating information and circuit descriptions are located in sections 2 and 3 of this volume. Averaging option circuitry is integrated into the standard instrument schematic diagrams located in section 8 of Volume II of this manual. Electrical and mechanical replaceable parts of Option 12 are integrated into the standard Replaceable Parts List also located in Volume II of this manual.

REV JUN 1981 6-1

MANUAL CHANGE INFORMATION

At Tektronix, we continually strive to keep up with latest electronic developments by adding circuit and component improvements to our instruments as soon as they are developed and tested.

Sometimes, due to printing and shipping requirements, we can't get these changes immediately into printed manuals. Hence, your manual may contain new change information on following pages.

A single change may affect several sections. Since the change information sheets are carried in the manual until all changes are permanently entered, some duplication may occur. If no such change pages appear following this page, your manual is correct as printed.

SPECIFIC NOTES

- The procedures for running all Service Routine tests (using the Service ROM) are contained under "SERVICE TEST" in Section 5, Volume 1.
- Use the following table to determine Sample Clock periods at TP446 TP210 and U120-13.
- 3. Use the following table to determine Sample Clock periods and frequencies at U120-10, 11 and 12.

Table A

lable A					
TIME/DIV	Sample Clock Periods				
Switch Setting	TP446 (Diagram 14)	TP210 (Diagram 19)	U120-13 (Diagram 19)		
0.02—2 μs	40 ns	40 ns	Not Running		
5 μs	100 ns	100 ns	Not Running		
10 <i>μ</i> s	200 ns	200 ns	Not Running		
20 μs	400 ns	40 ns	Not Running		
50 <i>μ</i> s	1 <i>μ</i> s	100 ns	Not Running		
0.1 ms	2 μs	200 ns	Not Running		
0.2 ms	4 μs	400 ns	400 ns		
0.5 ms	10 <i>μ</i> s	1 μs	1 μs		
1 ms	20 μs	2 μs	2 μs		
2 ms	40 μs	4 μs	4 μs		
5 ms	100 μs	10 <i>μ</i> s	10 μs		
10 ms	200 μs	20 μs	20 μs		
20 ms	400 μs	40 μs	40 μs		
50 ms	1 ms	100 μs	100 μs		
0.1 s	2 ms	200 μs	200 μs		
0.2 s	4 ms	400 μs	400 μs		
0.5 s	10 ms	1 ms	1 ms		
1 s	20 ms	2 ms	2 ms		
2 s	40 ms	4 ms	4 ms		
5 s	100 ms	10 ms	10 ms		

Table B

Test	Sample Clocks		
Point	Period	Frequency	
U120-10	40 ns	25 MHz	
U120-11	100 ns	10 MHz	
U120-12	200 ns	5 MHz	

 Use the following table to determine Divider Chain output periods. When observing waveforms, disregard the characteristic glitch associated with synchronous counters.

Table C

Test Point	Period	Duty Cycle (%)
U430-15	400 ns	50
U424-15	4 μs	10
U418-15	40 μs	10
U510-15	400 μs	10
U518-15	4 ms	10

GENERAL NOTES

- A. Always set POWER switch to OFF before swapping, removing or replacing components, and before connecting or disconnecting leads or cables.
- B. When analyzing circuitry, consider sockets and cables as possible causes of failures.

