
Parallel IO (Input/Output)

Parallel IO – data sent over a group of parallel wires. Typically, a clock is used for synchronization.




A 16-bit data channel is shown above. If data is transferred each rising clock edge, and clock rate is 300 MHz, then the **data transfer rate (bandwidth)** in bytes/sec is:

2 Bytes/clock period = 2Bytes /(1/300e06)s
= 2B *
$$300e06/s = 600e06B/s = 600x10^6 B/s$$

1

Serial IO

Serial IO – data sent one bit at a time, over a single wire. A clock may or may not be used for synchronization



Question: Assuming one bit is sent each rising clock edge, how fast does the clock have to be achieve 600×10^6 B/s?

 $600 \ge 10^6 \text{ B/s} = 600 \ge 10^6 \text{ B/s}$ * 8 bits/1Byte = 4800 \x 10^6 \text{ b/s}

1 bit/clock period = $4800 \times 10^6 \text{ b/s}$

1 bit * Clock Frequency = $4800 \times 10^6 \text{ b/s}$

Clock Frequency = $4800 \times 10^{6} \text{ Hz} = 4.8 \text{ GHz}$

Parallel vs. Serial IO

Parallel IO Pros/Cons

Pros: Speed, can increase bandwidth by either making data channel wider or increasing clock frequency


Cons: Expensive (wires cost money!). Short distance only – long parallel wire causes crosstalk, data corruption. Serial IO Pros/Cons

Pros: Cheap, very few wires needed. Good for long distance ("inches to feet") interconnect.

Cons: Speed; the fastest serial link will typically have lower bandwidth than the fastest parallel link. However, due to faster integrated circuit technology, new fast serial IO standards (USB2/USB3, Firewire, SATA) have replaced older parallel IO standards.

simplex vs half-duplex vs full-duplex


For communication channels




Wires: Simplex, Half-duplex

For wires:


simplex wire: communication occurs only in one direction.



half-duplex wire: communication can occur in either direction, but with voltage signaling only one direction at a time.



Synchronous Serial IO



Synchronous Serial IO Channel

Internal clock frequencies match to within a tolerance value. Can be out of phase

Synchronous serial IO either

(a) sends the clock as a separate wire

OR


(b) receiver (CPU #2) extracts clock from data stream or uses a Phase-Locked-Loop (PLL) and changes in the data stream to synchronize internal clock (phase alignment) to data stream.

For PLL synchronization, the data line must be guaranteed to have a minimum number of state changes $(0 \rightarrow 1 \text{ or } 1 \rightarrow 0)$ within a particular time interval (*transition density*).

Synchronous serial IO can achieve high speeds; all new high speed serial standards are synchronous.

CPU #2

Asynchronous Serial IO




Asynchronous Serial I/O does not transmit the clock on a separate wire nor does it guarantee a particular transition density (ie., the data line could remain in the same state, either '1' or '0' for the duration of the transmission after the initial state change indicating start of transmission).

Asynchronous Serial I/O is used in older standards, is easy to implement, but is slower than synchronous serial standards.


A Three-Wire Async Serial Interface

We will use a three-wire asynchronous serial interface to connect the PIC to an external PC.

A version of this interface standard is known as RS-232 (there are more wires defined in the standard and different voltage levels; we will only use 3 wires)



Asynchronous Serial Data Formats




Copyright Delmar Cengage Learning 2008. All Rights Reserved.

V 0.7

Parity


- A **parity** bit is an extra bit added to a data frame to detect a single bit error
 - A single bit error is when one bit of the frame was received incorrectly (read as '0' when should have been '1', or vice-versa).
 - Not guaranteed to detect multi-bit errors
- Odd parity parity bit value makes the total number of '1' bits in the frame odd
 - For 7-bit data value 0x56 (1010110), odd parity bit = '1'
- Even parity parity bit value makes the total number of '1' bits in the frame even
 - For 7-bit data value 0x56 (1010110), even parity bit = '0'

Example



V 0.7

Copyright Delmar Cengage Learning 2008. All Rights Reserved.



Receiver clock; period is either 4x or 16x the bit time (above is 16x).

At start bit, an internal 4-bit counter set to 0. Data is sampled at the mid-point of a bit time (counter value 7 or 8, some receivers sample at 7, 8 and 9 and only accept bit if all values are the same – do this for glitch rejection).

Receiver/Transmitter clocks are not perfectly matched. Our tolerance is $\frac{1}{2}$ bit time (50%) spread over entire frame. Assuming a 10 bit frame, maximum mismatch between Rx/Tx clocks is $\frac{50\%}{10} = 5\%$.

V 0.7

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

Baud Rate vs Bits Per Second

- Baud rate is the rate at which signaling events are sent
- Bits per second (bps) is the number of bits transferred per second (any type of bits, data or overhead bits)
- If only a '1' or '0' is sent for each signaling event, then baud rate = bps
- However, could use a signaling protocol that transfers multiple bits per signaling event
 - i.e., use 4 different voltage levels, send two bits of data per signaling event (00 = -15v, 01 = -5v, 10 = +5v, 11 = +15v).
 - In this case, bit rate will be double the baud rate
- The effective data rate is the rate at which data is transferred, minus the overhead bits (ie. start and stop bits).


Sample Calculations

1. What is a bit time (in μ s) for a baud rate of 57600 ?

Bit time = 1/baud rate = $1/57600 = 1.736 \times 10^{-5}$ seconds Convert to μ s, 1.736×10^{-5} s $\times 10^{6} \mu$ s /s = $1.736 \times 10^{1} \mu$ s = 17.36μ s

2. How long does it take to send 20 bytes at a baud rate of 19200 assuming a data format of 1 start + 8 data + 1 stop? Give the answer in milliseconds (ms).

Total bits = $20 \times (1 + 8 + 1) = 20 \times 10 = 200$ bits. Total time = bits x 1 bittime = $200 \times 1/19200 = 0.01042$ seconds Convert to milliseconds: 0.01042×1000 ms/s = 10.42 ms



V 0.7

Copyright Delmar Cengage Learning 2008. All Rights Reserved.


PIC24 μ C UART*x*

 $UART \rightarrow Universal Asynchronous Receiver Transmitter$

Hardware module that implements asynchronous serial IO. Referred to as UART*x*, as there may be multiple UART modules on one PIC24 μ C

Frees the processor from having to implement software delay loops; receive/transmit done by UART while processor can do other tasks.

Will always use 8-bit, no parity for PIC24 asynchronous serial IO.




UART Registers

- U1RXREG holds a received character; read this to get character
- U1TXREG write to this register to send a character
- U1STA, U1MODE contains configuration bits and status bits for the module.
- U1BRG sets the baud rate

UART*x* Transmitter Internal Data Bus 16 Word Word or Byte _ UxMODE **UxSTA** Write-Only Write 15 9 8 7 0 UTX8 UxTXREG Low Byte Transmit Control Space Transmit FIFO available in - Control UxTSR Figure redrawn by author from Fig 17-3 found in the - Control Buffer FIFO PIC24H FRM - Generate Flags datasheet (DS70232A), - Generate Interrupt Microchip Technology Inc. Four-entry **UxTXBF** Load UxTSR UTXBRK **FIFO U***x***T**XIF Data Transmit Shift Register (UxTSR) Output shift (Start) register (Stop) UxTX 16x Baud Clock Parity ÷16 from Baud Rate Parity Generator Divider Generator UxCTS#

Copyright Definal Cengage Learning 2008. All Rights Reserved. From: Reese/Bruce/Jones, "Microcontrollers: From Assembly to C with the PIC24 Family".



Receiver Error Conditions

Framing Error (FERR): The stop bit for a value was read as a '0' instead of a '1'.

Parity Error (PERR): Wrong parity received.

Overrun Error (OERR): Input FIFO has overrun, happens on start bit of sixth character (four characters in FIFO, one character in receive shift register).

The Framing, Parity errors have to be checked before the character is read as they match up with the byte that is currently available in the FIFO.

Baud Rate Clock Generation

UxBRG register is period register for baud rate generation

```
Baud Rate = FCY /(S x (UxBRG+1))
```

Where S = 16 (low speed mode) or S = 4 (high speed mode).

Typically, we solve for UxBRG value given S and desired Baud Rate:

 $UxBRG = [FCY / (S \times BR)] - 1$

In our code, this is done via a *C* function, and we choose S = 16. Below is a simplified version of the code:

Example Baud Rates

V U./

(a) Using internal oscillator with PLL to achieve FOSC = 80 MHz (FCY = 40 MHz)
 % Error does not account for internal oscillator frequency error.

Baud Rate	UxBRG (High Speed, BRGH = 1)	Actual	% Error	UxBRG (Low Speed, BRGH = 0)	Actual	% Error
230400	42	232558.1	0.9%	10	227272.7	-1.4%
115200	86	114942.5	-0.2%	21	113636.4	-1.4%
57600	173	57471.3	-0.2%	42	58139.53	0.9%
38400	259	38461.5	0.2%	64	38461.54	0.2%
19200	520	19193.9	0.0%	129	19230.77	0.2%
9600	1041	9596.9	0.0%	259	9615.385	0.2%
4800	2082	4800.8	0.0%	520	4798.464	0.0%

Because sender/receiver must both agree, need 'standard' baud rates.

The 2-3% inherent error in internal fast RC oscillator means that at low FCY clock rates (<4 MHz, perhaps to save power), it is difficult to match higher baud rates.

(b) Using external 7.3728 MHz crystal with internal PLL to achieve FOSC = 10 x crystal freq (FOSC = 73.728 MHz, FCY = 36.864 MHz)

Baud	UxBRG (High Speed,		%	UxBRG (Low Speed,		
Rate	BRGH = 1)	Actual	Error	BRGH = 0)	Actual	% Error
230400	39	230400.0	0.0%	9	230400	0.0%
115200	79	115200.0	0.0%	19	115200	0.0%
57600	159	57600.0	0.0%	39	57600	0.0%
38400	239	38400.0	0.0%	59	38400	0.0%
19200	479	19200.0	0.0%	119	19200	0.0%
9600	959	9600.0	0.0%	239	9600	0.0%
4800	1919	4800.0	0.0%	479	4800	0.0%

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

inChar1/outChar1 UART1 Functions

#define IS_CHAR_READY_UART1() U1STAbits.URXDA
#define IS_TRANSMIT_BUFFER_FULL_UART1() U1STAbits.UTXBF (include\pic24 uart.h)

```
The functions
(a) Wait for byte from UART1
                                   (b) Send byte to UART1
                                                                              contained in
uint8 inChar1(void) {
                                  void outChar1(uint8 u8 c) {
                                   //wait for transmit buffer to be empty
 while (!IS CHAR READY UART1())
                                                                              pic24 uart.c
     doHeartbeat();
                                    while (IS TRANSMIT BUFFER FULL UART1())
 //error check before read
                                       doHeartbeat();
                                                                              and
 checkRxErrorUART1();
                                    //write to the transmit register
                                                                              pic24_uart.h
 //read the receive register
                                   U1TXREG = u8 c;
 return U1RXREG;
                                                                              Functions
ł
                                                                              provided for
static void checkRxErrorUART1(void) {
 uint8 u8 c;
                                                                              four UART
//check for errors, reset if detected.
 if (U1STAbits.PERR) {
                                              (c) Check received data for
                                                                              modules
   u8 c = U1RXREG; //clear error
                                              error; if error has occurred then
   reportError("UART1 parity error\n");
                                              call reportError which saves
                                                                              inchar1().
  ł
                                              the error message and executes
 if (U1STAbits.FERR) {
                                                                              inchar2().
                                              a software reset. The error is then
   u8 c = U1RXREG; //clear error
                                                                              inchar3(),
   reportError("UART1 framing error\n");
                                              printed by printResetCause().
  ł
                                              Reading the U1RXREG clears
 if (U1STAbits.OERR) {
                                                                              ...etc.
                                              the error bit.
   U1STAbits.OERR = 0; //clear error
   reportError("UART1 overrun error\n");
 ł
ł
```

V 0.7

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

UART1 Configuration

#define DEFAULT BRGH 0 inline static void CONFIG BAUDRATE UART1 (uint32 baudRate) { #if (DEFAULT BRGH1 == 0) uint32 brg = (FCY/baudRate/16) - 1; #else Compute and init the U1BRG register for uint32 brg = (FCY/baudRate/4) - 1;the specified baudRate given an FCY. By #endif ASSERT (brg $\leq 0xFFFF$); default, the code uses the 16x (low-speed) U1MODEbits.BRGH = DEFAULT BRGH1; mode. U1BRG = brq;#define UXMODE PDSEL 8DATA NOPARITY #define UXMODE PDSEL 8DATA EVENPARITY #define UXMODE PDSEL 8DATA ODDPARITY #define UXMODE PDSEL 9DATA NOPARITY Config data format inline static void CONFIG PDSEL UART1 (uint8 u8 pdsel) { U1MODEbits.PDSEL = u8 pdsel; } Config stop bits inline static void CONFIG STOPBITS UART1 (uint8 u8 numStopbits) { U1MODEbits.STSEL = u8 numStopbits - 1; } Enable UART pins inline static void ENABLE UART1() { U1MODEbits.UEN = 0b00; // UxTX,UxRX pins are enabled, no flow control U1MODEbits.UARTEN = 1; // enable UART RX/TX U1STAbits.UTXEN = 1;//Enable the transmitter Utility function that configures external RP pins } and calls the above functions to config, enable the UART. void configUART1(uint32 u32 baudRate) { /****** UART config *********/ CONFIG RP10 AS DIG PIN(); //RX RP pin must be digital RPn pins used in CONFIG U1RX TO RP(10) ; //U1RX <- RP10 PIC24HJ32GP202 CONFIG RP11 AS DIG PIN(); //TX RP pin must be digital CONFIG UITX TO RP(11); //UITX -> RP11 reference system. CONFIG BAUDRATE UART1 (u32 baudRate) ; //baud rate // 8-bit data, no parity CONFIG PDSEL UART1 (UXMODE PDSEL 8DATA NOPARITY); CONFIG STOPBITS UART1(1); // 1 Stop bit V 0.7 ENABLE UART1(); //enable the UART Copyright Delmar Cengage Learning 2008. All Rights Reserved.

#define DEFAULT BAUDRATE 57600

U1TX, U1RX pins must be mapped to RPx remappable pins.

Also, these pins must be configured for digital operation.


inChar/outChar Serial Functions

```
uint8 inChar(void) {
                                     void outChar(uint8 u8 c) {
 switch ( C30 UART) {
                                        switch ( C30 UART)
#if (NUM UARTS \geq 1)
      case 1 : return inChar1(); | #if (NUM UARTS >= 1)
#endif
                                          case 1 : outChar1(u8 c); break;
#if (NUM UARTS \geq 2)
                                    #endif
      case 2 : return inChar2(); | #if (NUM UARTS >= 2)
#endif
                                          case 2 : outChar2(u8 c); break;
                                  + #endif
#if (NUM UARTS \geq 3)
      case 3 : return inChar3();
                                  #if (NUM UARTS >= 3)
#endif
                                          case 3 : outChar3(u8 c); break;
#if (NUM UARTS >= 4)
                                    #endif
      case 4 : return inChar4(); \mid #if (NUM UARTS >= 4)
#endif
                                          case 4 : outChar4(u8 c); break;
 default :
                                  #endif
    REPORT ERROR ("Invalid UART");
                                          default :
   }
                                           REPORT ERROR ("Invalid UART");
}
                                      ł
```

These functions in *pic24_serial.c*, *pic2_serial.h* and are used by **outString()**, **inString()**, etc. Can dynamically change which UART*x* the functions target by using the **__C30_UART** variable.

V 0.7


Copyright Delmar Cengage Learning 2008. All Rights Reserved.



The diagram above shows a PIC24 to PC serial connection via an RS-232 serial cable. This requires conversion from RS-232 voltage levels to CMOS voltage levels.

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

USB to Serial: PIC24 μ C to PC Connection



RS232 connectors on PCs have been replaced by USB, so now use a USBto-Serial connector. This has a processor built into the connector that converts from USB to asynchronous serial.

V 0.7

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

What is EIA-RS232?

- An interface standard originally used to connect PCs to modems
 - A modem is a device used to send digital data over phone lines
 - The standard defines voltage levels, cable length, connector pinouts, etc
- There are other signals in the standard beside TX, RX, Gnd
 - The other signals are used for modem control (Data Carrier Detect, Ring Indicator, etc) and flow control (flow control signals are used to determine if a device is ready to accept data or not)
 - We will not cover the other signals in the RS232 standard


Interrupt Driven UARTx Receive

int main (void) {

char


sz 1[BUFSIZE+1];

(a) While the result is printing, more data is being sent, and the data is lost unless buffered.



V 0.7

Copyright Delmar Cengage Learning 2008. All Rights Reserved.




Copyright Delmar Cengage Learning 2008. All Rights Reserved.

From: Reese/Bruce/Jones, "Microcontrollers: From Assembly to C with the PIC24 Family".

30

Software FIFO Implementation (UART1 Receive)




Software FIFO Implementation (UART1 Receive) (cont.)

```
void ISR U1RXInterrupt (void) {
  int8 u8 c;
  U1RXIF = 0; //clear the UART RX interrupt bit
  checkRxErrorUART1();
  u8_c = U1RXREG; //read character
                                                   (f) Must wrap
 u16 rxFifolHead++; //increment head pointer header pointer!
  if (u16 rxFifo1Head == UART1 RX FIFO SIZE)
                            u16 rxFifo1Head = 0; //wrap if needed
  if (u16 rxFifo1Head == u16 rxFifo1Tail) { (g) Checks for software buffer
   //FIFO overrun!, report error
                                                 overrun, reset if detected.
   reportError("UART1 RX Interrupt FIFO overrun!");
  au8_rxFifo1[u16_rxFifo1Head] = u8_c; //place in buffer
}
                                      (h) Place received data into buffer.
```

#else //...polled functions go here

The _UIRXINTErrupt ISR places received data into the software FIFO, the inChar1() function takes data out of the software FIFO. The software FIFO can overrun, signal an error when that happens!

Software FIFO Implementation (UART1 Transmit)



Software FIFO Implementation (UART1 Transmit)(cont.)

```
void ISR U1TXInterrupt (void) {
  if (u16 txFifo1Head == u16 txFifo1Tail) {
    //empty TX buffer, disable the interrupt, do not clear the flag
    \_UITXIE = 0; (h) if no data, disable interrupt, do not clear U1TXIF
  } else {
   //at least one free spot in the TX buffer!
  u16 txFifo1Tail++; //increment tail pointer
  if (u16 txFifo1Tail == UART1 TX FIFO SIZE) (i) Must wrap tail pointer!
      u16_txFifo1Tail = 0; //wrap if needed
  U1TXIF = 0; //clear the interrupt flag
  \overline{//transfer} character from software buffer to transmit buffer
  UlTXREG = au8_txFifo1[ul6_txFifo1Tail]; - (j) Take data out of FIFO buffer,
                                               send to UART transmit buffer.
}
                                               clear interrupt flag.
#else //...polled functions go here
```

The _UltxInterrupt ISR takes data out of the software FIFO, the outChar1() function places data into the software FIFO. The _UltxInterrupt ISR is enabled by outChar1() function when data placed into the software FIFO, and the ISR is triggerred by _UltXIE if free spots in hardware transmit FIFO. The _UltxInterrupt ISR disables itself if nothing left in the transmit FIFO.

When does an input Software FIFO help? PIC24 μ C Serial Input data \longrightarrow RX TX \longrightarrow Serial Output data

RX, TX operate at same baud rate. If one output character is sent for each input character (like in 'reverse string' operation), then the INPUT BANDWIDTH is the same as the OUTPUT BANDWIDTH.

The processing time is NON-ZERO, so we have:

INPUT bandwidth + processing time > OUTPUT bandwidth

This means the software FIFO can help in **bursty** conditions (bursts of data arrive). Average input data rate, since data is not arriving in continuous stream, will be less than processing time + output data rate.

If data is arriving in a **CONTINOUS STREAM**, no amount of buffering will prevent FIFO overflow if

input bandwidth + processing time > Output bandwidth!!!!

Software Input FIFOs are Generic!

Software Input FIFOs are generic; they can be used to buffer any type of input events, such as:

Keypad presses

Pulse width measurement data

Values read from an analog-to-digital converter

Software FIFOs are a useful mechanism for data buffering.

What do you have to know?

- Difference between async/sync serial IO
- Format of async serial IO frames
- Details of PIC24 UART operation for asynchronous IO
- Definitions of simplex, half-duplex, full-duplex
- What is meant by RS-232 and the need for voltage conversion between RS-232 and digital levels
- Software FIFO operation
- PIC24 interrupt driven UART1 Receive and Transmit operation