Polled IO versus Interrupt Driven IO

- Polled Input/Output (IO) processor continually checks IO device to see if it is ready for data transfer
 - Inefficient, processor wastes time checking for ready condition
 - Either checks too often or not often enough
- Interrupt Driven IO IO device interrupts processor when it is ready for data transfer
 - Processor can be doing other tasks while waiting for last data transfer to complete – very efficient.
 - All IO in modern computers is interrupt driven.

PIC24 µC Interrupt Operation



The normal program flow (main) is referred to as the foreground code. The **interrupt service routine** (ISR) is referred to as the background code.

Reset - goto Instruction	0x000000
Reset - goto Address	0x000002
Reserved	0x000004
Oscillator Fail Trap Vector	0x000006
Address Error Trap Vector	0x000008
Stack Error Trap Vector	0x00000A
Math Error Trap Vector	0x00000C
DMAC Error Trap Vector	0x00000E
Reserved	
Reserved	
Interrupt Vector 0	0x000014
Interrupt Vector 1	0x000016
~	
Interrupt Vector 116	0x0000FC
Interrupt Vector 117	0x0000FE
Reserved	0x000100
Reserved	0x000100 0x000102
Reserved Reserved Reserved	0x000100 0x000102 0x000104
Reserved Reserved Reserved Oscillator Fail Trap Vector	0x000100 0x000102 0x000104 0x000106
Reserved Reserved Oscillator Fail Trap Vector Address Error Trap Vector	0x000100 0x000102 0x000104 0x000106 0x000108
Reserved Reserved Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector	0x000100 0x000102 0x000104 0x000106 0x000108 0x00010A
Reserved Reserved Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector	0x000100 0x000102 0x000104 0x000106 0x000108 0x00010A 0x00010C
Reserved Reserved Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector DMAC Error Trap Vector	0x000100 0x000102 0x000104 0x000106 0x000108 0x00010A 0x00010C 0x00010E
Reserved Reserved Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector DMAC Error Trap Vector Reserved	0x000100 0x000102 0x000104 0x000106 0x000108 0x00010A 0x00010C 0x00010E
Reserved Reserved Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector DMAC Error Trap Vector Reserved Reserved	0x000100 0x000102 0x000104 0x000106 0x000108 0x00010A 0x00010C 0x00010E
Reserved Reserved Oscillator Fail Trap Vector Address Error Trap Vector Stack Error Trap Vector Math Error Trap Vector DMAC Error Trap Vector Reserved Reserved Interrupt Vector 0	0x000100 0x000102 0x000104 0x000106 0x000108 0x00010A 0x00010C 0x00010E
ReservedReservedOscillator Fail Trap VectorAddress Error Trap VectorStack Error Trap VectorMath Error Trap VectorDMAC Error Trap VectorReservedReservedInterrupt Vector 0Interrupt Vector 1	0x000100 0x000102 0x000104 0x000106 0x000108 0x00010A 0x00010C 0x00010E 0x000114 0x000116
ReservedReservedOscillator Fail Trap VectorAddress Error Trap VectorStack Error Trap VectorMath Error Trap VectorDMAC Error Trap VectorReservedReservedInterrupt Vector 0Interrupt Vector 1	0x000100 0x000102 0x000104 0x000106 0x000108 0x00010A 0x00010C 0x00010E 0x000114 0x000114
ReservedReservedReservedOscillator Fail Trap VectorAddress Error Trap VectorStack Error Trap VectorMath Error Trap VectorDMAC Error Trap VectorReservedReservedInterrupt Vector 0Interrupt Vector 1~Interrupt Vector 116	0x000100 0x000102 0x000104 0x000106 0x000108 0x00010A 0x00010C 0x00010C 0x000114 0x000116 0x000116
ReservedReservedOscillator Fail Trap VectorAddress Error Trap VectorStack Error Trap VectorMath Error Trap VectorDMAC Error Trap VectorReservedReservedInterrupt Vector 1~Interrupt Vector 116Interrupt Vector 117	0x000100 0x000102 0x000104 0x000106 0x000108 0x00010A 0x00010C 0x00010C 0x00010E 0x000114 0x000116 0x0001FC 0x0001FE

Interrupt Vector Table (IVT)

This contains the starting address of the ISR for each interrupt source.

Vector

Table

Alternate Interrupt Vector Table (AIVT)

Figure redrawn by author from Figure 6-1 of the PIC24 FRM datasheet (DS70224B), Microchip Technology, Inc.

V 2.0 Copyright Delmar Cengage Learning 2008. All Rights Reserved.

IVT	Vector	PIC24 Compiler	Vector	
Address	Num	Name	Function	
0x000006	1	_OscillatorFail	Oscillator Failure	Testomert
0x000008	2	_AddressError	Address Error] merrupi
0x00000A	3	_StackError	Stack Error	Sources
0x00000C	4	_MathError	Math Error	
0x000014	8	_INTOInterrupt	INT0 – External Interrupt	
0x000016	9	_IC1Interrupt	IC1 – Input Capture 1	
0x000018	10	_OC1Interrupt	OC1 – Output Compare 1	
0x00001A	11	_T1Interrupt	T1 – Timer1 Expired	
0x00001E	13	_IC2Interrupt	IC2 – Input Capture 2	
0x000020	14	_OC2Interrupt	OC2 – Output Compare 2	
0x000022	15	_T2Interrupt	T2 – Timer2 Expired	
0x000024	16	_T3Interrupt	T3 – Timer3 Expired	
0x000026	17	_SP1ErrInterrupt	SPI1E – SPI1 Error	
0x000028	18	_SP1Interrupt	SPI1 – SPI1 transfer done	
0x00002A	19	_U1RXInterrupt	U1RX – UART1 Receiver	Serial data
0x00002C	20	_U1TXInterrupt	U1TX – UART1 Transmitter	
0x00002E	21	_ADC1Interrupt	ADC1 – ADC 1 convert done	has arrived
0x000034	24	_SI2C1Interrupt	SI2C1 – I2C1 Slave Events	
0x000036	25	_MI2CInterrupt	MI2C1 – I2C1 Master Events	CNy Din hog
0x00003A	27	_CNInterrupt	Change Notification Interrupt	\leftarrow CINX FIII IIas
0x00003C	28	_INT1Interrupt	INT1 – External Interrupt	changed state
0x000040	30	_IC7Interrupt	IC7 – Input Capture 7	
0x000042	31	_IC8Interrupt	IC8 – Input Capture 8	1
0x00004E	37	_INT2Interrupt	INT2 – External Interrupt]
0x000096	73	_U1ErrInterrupt	U1E – UART1 Error	4

Copyright Deimar Cengage Learning 2008. All Kights Reserved.

Interrupt Priorities

An interrupt can be assigned a priority from 0 to 7.

Normal instruction execution is priority 0.

An interrupt MUST have a higher priority than 0 to interrupt normal execution. Assigning a priority of 0 to an interrupt masks (disables) than interrupt.

An interrupt with a higher priority can interrupt a currently executing ISR with a lower priority.

If simultaneous interrupts of the SAME priority occur, then the interrupt with the LOWER VECTOR NUMBER (is first in the interrupt vector table) has the higher *natural* priority. For example, the INT0 interrupt has a higher natural priority than INT1.

Enabling an Interrupt

Each interrupt source generally has FLAG bit, PRIORITY bits, and an ENBLE bit.

The flag bit is set whenever the interrupt condition occurs, which varies by the interrupt.

The priority bits set the interrupt priority.

The enable bit must be a '1' AND the interrupt priority > 0 for the ISR to be executed (interrupt is enabled). (NOTE: the interrupt does not have to be a enabled for the flag bit to be set!!!!!).

One of the things that must be done by the ISR is to clear the flag bit, or else the PIC24 CPU will get stuck in an infinite loop executing the ISR.

By default, all priority bits and enable bits are '0', so interrupt ISRs are disabled from execution. $V_{2.0}$ 6

Traps vs. Interrupts

A Trap is a special type of interrupt, is non-maskable, has higher priority than normal interrupts. **Traps are always** enabled!

Hard trap: CPU stops after instruction at which trap occurs

Soft trap: CPU continues executing instructions as trap is sampled and acknowledged

Trap	Category	Priorit	y Flag(s)	
Oscillator Failur	re Hard	14	_OSCFAIL (oscillator fail, INTCON1<1>), _CF (clock fail, OSSCON<3>)	
Address Error	Hard	13	_ADDRERR (address error, INTCON1<3>)	
Stack Error	Soft	12	_STKERR (stack error, INTCON1<2>)	
Math Error	Soft	11	_MATHERR (math error, INTCON1<4>)	
DMAC Error	Soft	10	_DMACERR (DMA conflict write, INTCON1<5	5>)
			V 2.0	7

Interrupt Latency



ISR Entry: Number of cycles from interrupt until 1st instruction of ISR is executed.

ISR Exit:

From RETFIE to program resumed.

ISR Overhead

- **Ientry**: Number of instruction cycles for ISR entry (four on the PIC24 μ C).
- **Ibody**: Number of instruction cycles for the ISR body (not including <u>retfie</u>).
- **Iexit**: Number of instruction cycles for ISR exit (three on the PIC24 μ C).
- **Fisr**: Frequency (number of times per second) at which the ISR is triggered.
- **Tisr**: The ISR triggering period, which is 1/Fisr. For example, if an ISR is executed at 1 KHz, Tisr is 1 ms.

ISR Overhead (cont)

Percentage of CPU time taken up by one ISR:

ISR% = [(Ientry + Ibody + Iexit) x Fisr]/Fcy x 100

ISR CPU Percentage for FCY = 40 MHz, IBODY = 50 instr. cycles

Tisr = 10 ms	Tisr = 1 ms	$Tisr = 100 \ \mu s$	$Tisr = 10 \ \mu s$
0.01%	0.14%	1.43%	14.3%

GOLDEN RULE: An ISR should do its work as quickly as possible. When an ISR is executing, it is keeping other ISRs of equal priority and lower from executing, as well as the main code!

Interrupt Vectors in Memory

. .

			(0)	MPLAB Program Memor	TY
Line	Address	Opcode	Label	Dis	
1	0000	040C02		goto _reset	
2	0002	000000		nop	
3	0004	000D8C		_DefaultInterrupt)	Unhandled interrupts
4	0006	000D8C		DefaultInterrupt	
5	0008	000D8C		DefaultInterrupt	USC_DefaultInterrupt
6	A000	000D8C	_	DefaultInterrupt	Math Error
7	000C	000D8C		_DefaultInterrupt 🚤	Trap Vector
					I

The compiler uses the _DefaultInterrupt function as the default ISR. If an interrupt is triggered, and the ISR is the _DefaultInterrupt, then the user did not expect the interrupt to occur. This means the interrupt is 'unhandled'. We have written our own _DefaultInterrupt that prints diagnostic information since this is an unexpected occurrence.

```
(a) Code for default interrupt handler
                                                                                       Our
                                               PERSISTENT error variables used
 PERSISTENT const char* sz lastError;
                                                                                DefaultInterrupt
 PERSISTENT char* sz lastTimeoutError;
                                              for tracking errors across resets.
                                                                                        ISR
 PERSISTENT INTTREGBITS INTTREGBITS last;
                                              This allows treating the INTTREGBITS last
#define u16 INTTREGlast \
          BITS2WORD (INTTREGBITS last)
                                              structure as a single uint16 value.
                                               DefaultInterrupt is the name of the
void ISR DefaultInterrupt(void) {
                                              default ISR used by the PIC24 compiler.
  u16 INTTREGlast = INTTREG;
  reportError("Unhandled interrupt, ");
                                              Our version saves the interrupt cause
                                              (INTTREG) then does a software reset. Used for all
ł
void reportError(const char*
                                                                              interrupts when
                                              Saves the error message, then
                 sz errorMessage) {
                                              does a software reset
                                                                              you do not
  sz lastError = sz errorMessage;
  asm ("reset");
                                                                              provide an ISR.
void printResetCause(void) {
                                          After reset, printResetCause() prints
                                                                              Our version
... print reset cause, see Chapter 8.
                                          the error message.
 if (u16 INTTREGlast != 0) {
                                                                              saves the
                                    ) Output error message saved
    outString("Error trapped:
                                     from last reset
    outString(sz lastError);
                                                                              interrupt source,
    if (sz lastInterrupt != 0) {
      outString("Priority: ");
                                                                              does a sofware
                                             If last reset was caused by an
      outUint8(INTTREGBITS last.ILR);
                                             unhandled interrrupt, print the
      outString(" , Vector number: ");
                                                                              reset, then
                                             priority (ILR) and vector
      outUint8(INTTREGBITS last.VECNUM);
                                             number (VECNUM)
                                                                              interrupt source
    outString("\n\n");
    sz lastError = NULL;
                                                                              is printed.
                             Clear PERSISTENT error variables.
    u16 INTTREGlast = 0;
                                               V 2.0
                                                                                           12
```

Output from the _DefaultInterrupt ISR

```
(a) Simplified test code (trap test.c) to generate a Math Error Trap
int main (void) {
  volatile uint8 u8 zero;
  configBasic (HELLO MSG) ;
  while (1) {
    outString("Hit a key to start divide by zero test...");
    inChar();
    outString("OK. Now dividing by zero.\n");
    u8 zero = 0;
    u8_zero = 1/u8_zero; Generates divide-by-zero
    doHeartbeat();
                                  (Math Error) trap
  } // end while (1)
}
(b) Console Output
 Reset cause: Power-on.
Device ID = 0x00000F1D (PIC24HJ32GP202), revision 0x00003001 (A2)
 Fast RC Osc with PLL
                                                             pressed a key
 trap test.c, built on Jun 6 2008 at 10:17:57
 Hit a key to start divide by zero test... OK. Now dividing by zero.
Reset cause: Software Reset.
Error trapped: Unhandled interrupt, Priority: 0x0B, Vector number: 0x04
    DefaultInterrupt() ISR saves error message and interrupt information
     from INTTREG, then causes the software reset.
    printResetCause() then prints out the saved error message, interrupt information.
```



(c) MPLAB Program Memory

Line	Address	Opcode	Label	Dis	
1	0000	040C02		goto _reset	
2	0002	000000		nop	
3	0004	000D8C		_DefaultInterrupt	
4	0006	000D8C		DefaultInterrupt	
5	0008	000D8C		DefaultInterrupt	Math Error Trap vector
6	000A	000D8C	_	DefaultInterrupt	now contains address of
7	000C	00109A	[_MathError	_MathError ISR.

These ISRs just MATHERR interrupt flag and return. If the interrupt flag is not cleared, get stuck in an infinite interrupt loop.

Change Notification Interrupts



When enabled, triggers an interrupt when a change occurs on a pin.



Remappable Pins

Some inputs/outputs for internal modules must be mapped to RPx pins (remappable pins) if they are to be used.

Input Name	Function	Example Assignment
	Name	mapping inputs to RPn
External Interrupt 1	INT1	INT1R = n;
External Interrupt 2	INT2	INT2R = n;
Timer2 Ext. Clock	T2CK	T2CKR = n;
Timer3 Ext. Clock	T3CK	T3CKR = n;
Input Capture 1	IC1	IC1R = n;
Input Capture 2	IC2	IC2R = n;
UART1 Receive	U1RX	U1RXR = n;
UART1 Clr To Send	U1CTS	$_$ U1CTSR = <i>n</i> ;
SPI1 Data Input	SDI1	$_$ SDI1R = n ;
SPI1 Clock Input	SCK1	$_$ SCK1R = n ;
SPI1 Slave Sel. Input	SS1	$_SS1R = n;$

V 2.0

Remappable Pins (cont.)

Output Name	Function	RP <i>n</i> R< 4:0>	Example
	Name	Value	Assignment
Default Port Pin	NULL	0	$_{RPnR}=0;$
UART1 Transmit	U1TX	3	RPnR = 3;
UART1 Rdy. To Send	U1RTS	4	RPnR = 4;
SPI1 Data Output	SDO1	7	RPnR = 7;
SPI1 Clock Output	SCK1OUT	8	RPnR = 8;
SPI1 Slave Sel. Out.	SS1OUT	9	RPnR = 9;
Output Compare 1	OC1	18	$_{\rm RPnR} = 18;$
Output Compare 2	OC2	19	$_{\rm RPnR} = 19;$

Mapping outputs to RPx pins.

Remapping Macros

Contained in pic24_ports.h:

CONFIG_U1RX_TO_RP(pin)

CONFIG_U1TX_TO_RP(pin)

etc..

Example Usage:

CONFIG_U1RX_TO_RP(10); //UART1 RX to RP10 CONFIG_U1TX_TO_RP(11); //UART1 TX to RP11

INT2, INT1, INT0 Interrupts

These are input interrupt sources (INTx) that can be configured to be rising edge triggered or falling-edge triggered by using an associated INTxEP bit ('1' is falling edge, '0' is rising edge').

On the PIC24HJ32GP202, INT1 and INT2 must be brought out to remappable pins (RPx); INT0 is assigned a fixed pin location.

```
//Interrupt Service Routine for INT1
void _ISRFAST _INT1Interrupt (void) {
 _INT1IF = 0; //clear the interrupt bit
}
/// Switch1 configuration, use RB13
inline void CONFIG SW1() {
 CONFIG_RB13_AS_DIG_INPUT(); //use RB13 for switch input
 ENABLE RB13 PULLUP(); //enable the pullup
                              // Wait for pull-up
 DELAY US(1);
}
int main (void) {
                                                 Use INT1 to wake
 configBasic(HELLO MSG);
                                                  from Sleep mode
  /** Configure the switch ********/
 CONFIG SW1();
 CONFIG_INT1_TO_RP(13); //map INT1 to RP13
 /** Configure INT1 interrupt */
 _INT1IF = 0; //Clear the interrupt flag
 _INT1IP = 2; //Choose a priority
 INT1EP = 1; //negative edge triggerred
  INT1IE = 1; //enable INT1 interrupt
 while(1) {
  outString("Entering Sleep mode, press button to wake.\n");
   //finish sending characters before sleeping
  WAIT UNTIL TRANSMIT COMPLETE UART1();
  SLEEP(); //macro for asm("pwrsav #0")
                                  V 2.0
                                                                21
```

Hardware Timers

Recall that a Timer is just a counter. Time can be converted from elapsed Timer Ticks (*Ticks*) by multiplying by the clock period (*Ttmr*) of the timer:

Time = Ticks x Ttmr

If a timer is a 16-bit timer, and it is clocked at the FCY = 40 MHz, then will count from 0x0000 to 0xFFFF (65536 ticks) in:

Time = 65536 x (1/40 MHz)

= 65536 x 25 ns = 1638400 ns = 1638.4 us = 1.6384 ms

Timer 2 Block Diagram



Copyright Delmar Cengage Learning 2008. All Rights Reserved.

T2IF Period

The T2IF flag is set at the following period (T_{t2if}) :

 $T_{t2if} = (PR2+1) \times PRE \times Tcy = (PR2+1) \times PRE/Fcy$

Observe that because Timer2 is a 16-bit timer, if PR2 is its maximum value of 0xFFFF (65535), and the prescaler is '1', this is just:

 $T_{t2if} = 65536 \text{ x } 1/\text{Fcy}$

We typically want to solve for Tt2if, given a PRE value:

 $PR2 = (T_{t2if} \times Fcy / PRE) - 1$

Example T2IF Periods

PR2/PRE Values for $T_{t2if} = 15$ ms, Fcy = 40 MHz

	PRE=1	PRE=8	PRE=64	PRE=256
PR2	600000	75000	9375	2344
	(invalid)	(invalid)		

The PR2 for PRE=1, PRE=8 are invalid because they are greater than 65535 (PR2 is a 16-bit register).

Configuring Timer2 to interrupt every T_{t2if} period is called a **PERIODIC INTERRUPT**.

Timer2 Control Register

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON	UI	TSIDL	UI	UI	UI	UI	UI		
15	14	13	12	11	10	9	8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	include\pic24_timer.h exc	erpts:
UI	TGATE	TCKPS	<1:0>	T32	UI	TCS	UI	/*T2CON: TIMER2 CONTROL R	EGISTER*/
7	6	5	4	3	2	1	0	#define T2_ON #define T2_OFF	0x8000 0x0000
Bit 15: TON	I: Timer2 O	n Bit				Legend	:		01100000
Wh	en T32 = 1:		When T	32 = 0:		R = Rea	adable bit	#define T2_IDLE_STOP	0x2000
1 =	Starts 32-bi	t Timer2/3	1 = Star	ts 16-bit Tim	er2	-n = Va	lue at POR	#define T2_IDLE_CON	0×0000
0 =	Stops 32-bit	t Timer2/3	0 = Stop	os 16-bit Tim	er2	U = Un	implemented	bit,	
Bit 13: TSII	DL: Stop in l	dle Mode B	it			rea	d as '0'	#define T2_GATE_ON	0×0040
1 = Discontinue module operation device enters Idle module ope				node	$\mathbf{W} = \mathbf{W}_{1}$	riteable bit	#define T2_GATE_OFF	0x0000	
0 = Continue module operation in Idle mode					'1' = bi	t is set			
					' 0' = bi	t is cleared	#define T2 PS 1 1	0×0000	
Bit 6: TGATE: Timer2 Gated Time Accumulation Enable				'x' = bi	t is unknown	#define T2 PS 1 8	0x0010		
$\frac{\text{When TCS} = 1:}{\text{When TCS} = 0:}$							#define T2 PS 1 64	0x0020	
Thi	s bit is ignor	ed.	1 = Gated ti	me accumula	tion enabl	ed		#define T2 DS 1 256	0~0030
			0 = Gated ti	me accumula	tion disab	led		#deline iz_r5_i_230	070020
Bit 5-4: TCI	KPS<1:0>: 7	Fimer2 Input	Clock Press	ale Select Bi	ts	Figure redraw	n by author	#dofing T2 22DIT MODE ON	0.20009
11 =	1:256, 10	= 1:64, 01 =	= 1:8, 00 =	= 1:1		from Reg 11-	1 found in the	#deline T2_32BII_MODE_ON	0x0008
Rit 3: T22: 22 hit Timer Mode Select hit ¹						PIC24H32GF datasheet (DS	202 (70289B)	#deline 12_32B11_MODE_OFF	0x0000
1 = T	imer2 and T	imer3 form	a single 32-l	oit timer		Microchip Te	chnology, Inc.	#define T2 SOURCE EXT	0x0002
0 = T	imer2 and T	imer3 act as	two 16-bit t	imers				#define T2_SOURCE INT	020000
					Note	1. In 22 hit m	ada T2CON		020000
Bit 1: TCS: 1 = E 0 = In	Timer2 Cloc External cloc	ck Source Se k from pin T (FCY)	lect bit 2CK (on the	rising edge)	bits d	lo not affect 3	2-bit operatio	on Din	

Programming the configuration register

Just write a 16-bit value to the Timer2 configuration register to configure Timer2:

T2CON = 0x0020; //Timer off, Pre=64, Internal clock

More readable:

This is actually:

Can also set individual bit fields: T2CONbits.TON = 1; //Set TON bit = 1, turn timer on

27

#define WAVEOUT LATB2 //state RB2 used for square inline void CONFIG WAVEOUT() wave output CONFIG RB2 AS DIG OUTPUT(); 7/use RB2 for output } Square Wave //Interrupt Service Routine for Timer2 Generation On each interrupt, toggle void ISRFAST T2Interrupt (void) { the output pin to generate WAVEOUT = !WAVEOUT;//toggle output the squave wave, clear T2IF = 0;//clear the interrupt bit ł the interrupt flag. #define ISR PERIOD 15 // in ms Timer2 configuration void configTimer2(void) { sets T2CON, PR2; //T2CON set like this for documentation purposes. enables the Timer2 //could be replaced by T2CON = 0x0020 T2CON = T2 OFF | T2 IDLE CON | T2 GATE OFF interrupt; turns | T2 32BIT MODE OFF on the timer. | T2 SOURCE INT | T2 PS 1 64 ; //results in T2CON= 0x0020 //subtract 1 from ticks value assigned to PR2 because period is PR2 + 1 Timer2 configured PR2 = msToU16Ticks (ISR PERIOD, getTimerPrescale(T2CON)) - 1; TMR2 = 0; //clear timer2 value //clear interrupt flag T2IF = 0;to generate an The msToU16Ticks() value //choose a priority T2IP = 1;is decremented by 1 before T2IE = 1;//enable the interrupt interrupt every 15 //turn on the timer PR2 assignment because T2CONbits.TON = 1;} timer period is PR2+1 ms. An output pin int main (void) { is toggled in the configBasic (HELLO MSG) ; After configuration, the ISR does CONFIG WAVEOUT(); //PIO Config the work of generating the ISR, so square configTimer2(); //TMR2 config square wave. //ISR does the work! wave has period of while (1) { doHeartbeat(); //ensure that we are alive } // end while (1) 30 ms. } $V_{2,0}$ 28

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

```
#define CONFIG LED1() CONFIG RB14 AS DIG OUTPUT()
#define LED1 LATB14
                         //led1 state
inline void CONFIG SW1()
 CONFIG RB13 AS DIG INPUT(); //use RB13 for switch input
                                                          Switch Sampling
                        //enable the pullup
 ENABLE RB13 PULLUP();
 DELAY US(1);
                              // Wait for pullup
}
                                                                A Timer3
                                    //raw switch value
#define SW1 RAW
                        RB13
                                                                periodic
                       u8 valueSW1
#define SW1
                                    //switch state
                                                                Timer
                       SW1==0
#define SW1 PRESSED()
                                    //switch test
#define SW1 RELEASED()
                       SW1==1
                                    //switch test
                                                                interrupt is
//debounced switch value that is set in the timer ISR
                                                                used to
volatile uint8 u8 valueSW1 = 1;
                                 //initially high
                                                                sample the
//Interrupt Service Routine for Timer3
                                                                switch.
void ISRFAST T3Interrupt (void) {
 u8 valueSW1 = SW1 RAW;
                            //sample the switch
 //clear interrupt bit
//... other functions not shown ... Switch state is now stored in a variable!
```

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

Timer 3 Configuration

```
#define ISR PERIOD
                                         // in ms
                      15
void configTimer3(void) {
  //ensure that Timer2,3 configured as separate timers.
  T2CONbits.T32 = 0; // 32-bit mode off
  //T3CON set like this for documentation purposes.
  //could be replaced by T3CON = 0x0020
  T3CON = T3 OFF |T3 IDLE CON | T3 GATE OFF
           T3 SOURCE INT
           T3 PS 1 64 ; //results in T3CON= 0x0020
  PR3 = msToU16Ticks (ISR PERIOD, getTimerPrescale(T3CONbits)) - 1;
                                   //clear timer3 value
  TMR3 = 0;
  T3IF = 0;
                                   //clear interrupt flag
  T3IP = 1;
                                  //choose a priority
                                  //enable the interrupt
  T3IE = 1;
  T3CONbits.TON = 1;
                                  //turn on the timer
```

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

```
int main (void) {
  STATE e mystate;
                                                     Switch Sampling
  //... config not shown ...
 e mystate = STATE WAIT FOR PRESS;
                                                           (cont.)
 while (1) {
   printNewState(e mystate);
    switch (e mystate) {
      case STATE WAIT FOR PRESS:
        if (SW1_PRESSED()) e_mystate = STATE WAIT FOR RELEASE;
        break;
      case STATE WAIT FOR RELEASE:
        if (SW1 RELEASED()) {
          LED1 = !LED1; //toggle LED
          e mystate = STATE WAIT FOR PRESS;
                                                 DELAY MS (DEBOUNCE DLY)
        }
                                                 removed from end of loop as
        break;
                                                 the ISR periodically samples
     default:
                                                 the input.
        e mystate = STATE WAIT FOR PRESS
    }//end switch(e mystate) 
    doHeartbeat();
                       //ensure that we are alive
  } // end while (1)
}
```

Copyright Delmar Cengage Learning 2008. All Rights Reserved.



Copyright Delmar Cengage Learning 2008. All Rights Reserved.



A semaphore is a flag set by an ISR when an IO event occurs. The main() code is generally responsible for clearing the flag.

Copyright Delmar Cengage Learning 2008. All Rights Reserved. From: Reese/Bruce/Jones, "Microcontrollers: From Assembly to C with the PIC24 Family".

typedef enum { STATE RESET = 0, STATE WAIT FOR PNR1, STATE WAIT FOR PNR2, STATE BLINK, STATE WAIT FOR RELEASE3 } STATE; main states int main (void) { STATE e mystate; ... config not shown ... Replaces states WAIT FOR PRESS1, e mystate = STATE WAIT FOR PNR1; WAIT FOR RELEASE1 of original while (1) { code printNewState(e mystate); switch (e mystate) { case STATE WAIT FOR PNR1: LED1 = 0; //turn off the LED Test press & release semaphore if (u8 pnrSW1) { Clear the semaphore indicating u8 pnrSW1 = 0; //clear 🖛 e mystate = STATE WAIT FOR PNR2; that this press & release has been ł consumed. break; Replaces states WAIT FOR PRESS2, case STATE WAIT FOR PNR2: WAIT FOR RELEASE2 of original LED1 = 1; //turn on the LEDif (u8 pnrSW1) { code u8 pnrSW1 = 0; //clear semaphore if (SW2) e mystate = STATE_BLINK; else e mystate = STATE WAIT FOR PNR1; } break; case STATE BLINK: LED1 = !LED1; DELAY MS(100); //blink if not pressed if (SW1 PRESSED()) e mystate = STATE WAIT FOR RELEASE3; break; case STATE WAIT FOR RELEASE3: LED1 = 1; //Freeze LED1 at 1 Test press & release semaphore if (u8 pnrSW1) { instead of SW1 RELEASED() because u8 pnrSW1 = 0; the semaphore is set on release and e mystate = STATE WAIT FOR PNR1; must be cleared. } break; default: e mystate = STATE WAIT FOR PNR1; }//end switch(e mystate) doHeartbeat(); //ensure that we are alive } // end while (1) }

main() code

Differences:

Only one state used for each press and release.

Use the u8_pnrsw1 semaphore to determine when press/release occurred.

Another Solution

```
STATE e mystate;
//Interrupt Service Routine for Timer3
void ISRFAST T3Interrupt (void) {
u8 valueSW1 = SW1 RAW;
                         //sample the switch
 switch (e mystate) {
  case STATE WAIT FOR PRESS1: ...
 case STATE WAIT FOR RELEASE1: ...
                                   > Unchanged from Figure 8.30
 case STATE WAIT FOR PRESS2: ...
 case STATE WAIT FOR RELEASE2: ...
                                     Tells the main () code to blink the LED.
  case STATE BLINK:
                                     Do NOT put a software delay here to
   doBlink = 1;
                                     blink the LED!!!!!
   if (SW1 PRESSED()) {
    doBlink = 0;
                                             — Tell the main() code
    e mystate = STATE WAIT FOR RELEASE3;
                                                 to stop blinking the
   }
                                                 LED.
   break;
 default:
   e mystate = STATE WAIT FOR PRESS1;
  T3IF = 0; //clear the timer interrupt bit
int main (void) {
  ... config not shown ...
 e mystate = STATE WAIT FOR PRESS1;
  /* While loop just checks the doBlink semaphore */
  while (1) {
   printNewState(e_mystate); //debug message when state changes

    Blink the LED when the

   if (doBlink) { 🖛
     LED1 = !LED1;
                              doBlink semaphore is set.
     delayMs(100);
   }
   doHeartbeat();
                    //ensure that we are alive
  } // end while (1)
                                               V 2.0
}
```

volatile uint8 u8 valueSW1 = 1;

Put entire FSM into the ISR instead of using a press&release semaphore.

Now use a doBlink semaphore to tell the main() code when to blink the LED.

Do not Blink in ISR! This delays exit from ISR. 35

Dividing Work between the ISR and main()

There are usually multiple ways to divide work between the ISR and main().

The 'right' choice is the one that services the I/O event in a timely manner, and there can be more than right choice.

Golden Rules:

The ISR should do its work as fast as possible.

Do not put long software delays into an ISR.

An ISR should never wait for I/O, the I/O event should trigger the ISR or the ISR should just sample the input!

An ISR is never called as a subroutine.

What do you have to know?

- How interrupts behave on the PIC24 μC
- Interrupt Priorities, Enabling of Interrupts
- Traps vs. Interrupts
- Change notification Interrupts
- Timer2 operation
- Periodic Interrupt generation
- Switch sampling using periodic timer interrupts