Microcontroller (μ C) vs. Microprocessor (μ P)

- μ C intended as a single chip solution, μ P requires external support chips (memory, interface)
- μ C has on-chip non-volatile memory for program storage, μ P does not.
- μ C has more interface functions on-chip (serial interfaces, analog-to-digital conversion, timers, etc.) than μ P
- μ C does not have virtual memory support (i.e., could not run Linux), while μ P does.
- General purpose μ Ps are typically higher performance (clock speed, data width, instruction set, cache) than μ Cs
- Division between μPs and μCs becoming increasingly blurred

Microchip PIC24 Family μC

Features	Comments
Instruction width	24 bits
On-chip program memory (non- volatile, electrically erasable)	PIC24HJ32GP202 has 32Ki bytes/11264 instructions, architecture supports 24Mibytes/4Mi instructions)
On-chip Random Access Memory (RAM), volatile	PIC24HJ32GP202 has 2048 bytes, architecture supports up 65536 bytes
Clock speed	DC to 80 MHz
16-bit Architecture	General purpose registers, 71 instructions not including addressing mode variants
On-chip modules	Async serial IO, I2C, SPI, A/D, three 16- bit timers, one 8-bit timer, comparator



17 x 17 Multiplier not shown

data memory.

Memory Organization

Memory on the PIC24 μ C family is split into two types: **Program Memory** and **Data Memory**.

PIC24 instructions are stored in **program memory**, which is *non-volatile* (contents are retained when power is lost).

A PIC24 instruction is 24 bits wide (3 bytes). PIC24HJ32GP202 program memory supports 11264 instructions; the PIC24 architecture can support up to 4M instructions.

PIC24 data is stored in **data memory**, also known as the file registers, and is a maximum size of 65536 x 8. Data memory is *volatile* (contents are lost when power is lost).



PC is 23 bits wide, but instructions start on even word boundaries (the PC least significant bit is always 0), so the PC can address 4 Mi instructions.

Locations 0x000000- 0x0001FF reserved, User program starts at location 0x000200.

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

From: Reese/Bruce/Jones, "Microcontrollers: From Assembly to C with the PIC24 Family".



Data memory for PIC24HJ32GP202

Special Function Registers (SFRs)

Special Function Registers (SFR) are addressed like normal data memory locations but have specified functionality tied to hardware subsystems in the processor. We typically refer to SFRs by name (W0, T3CON, STATUS, etc) instead of by address.

There are many SFRs in the PIC24 μ C – they are used as control registers and data registers for processor subsystems (like the serial interface, or the analog-to-digital converter). We will cover their use and names as we need to.

SFRs live in the address range 0x0000 to 0x07FE in data memory. See the datasheet for a complete list of SFRs.

Other locations in data memory that are not SFRs can be used for storage of temporary data; they are not used by the processor subsystems. These are sometimes referred to as GPRs (general purpose registers). MPLAB refers to these locations as file registers.

8-bit, 16-bit, 32-bit Data

We will deal with data that is 8 bits, 16 bits (2 bytes), and 32 bits (4 bytes) in size. Initially we will use only 8 bit and 16 bit examples.

Size	Unsigned Range
8-bits	0 to 2^{8} -1 (0 to 255, 0 to 0xFF)
16-bit	0 to 2 ¹⁶ -1 (0 to 65536, 0 to 0xFFFF)
32-bit	0 to 2 ³² -1 (0 to 4,294,967,295), 0 to 0xFFFFFFF)

The lower 8 bits of a 16-bit value or of a 32-bit value is known as the Least Significant Byte (LSB).

The upper 8 bits of a 16-bit value or of a 32-bit value is known as the Most Significant Byte (MSB).

Storing Multi-byte Values in Memory

16-bit and 32-bit values are stored in memory from least significant byte to most significant byte, in increasing memory locations (little endian order).

Assume the 16-bit value 0x8B1A stored at location 0x1000 Assume the 32-bit value 0xF19025AC stored at location 0x1002



Memory shown as 8 bits wide

Memory shown as 16 bits wide

The LSB of a 16-bit or 32-bit value must begin at an even address (be word aligned).

Data Transfer Instruction

Copies data from Source (src) location to Destination (dst) Location

 $(src) \rightarrow dst$ '()' read as 'contents of'

This operation uses two operands.

The method by which an operand ADDRESS is specified is called the *addressing mode*.

There are many different addressing modes for the PIC24.

We will use a very limited number of addressing modes in our initial examples.

Data Transfer Instruction Summary

Dest Source	Memory	Register direct	Register indirect
Literal	Х	$MOV\{.B\} \#lit8/16, Wnd$ $lit \rightarrow Wnd$	X
Memory	X	$MOV \qquad f_{ALL}, Wnd$ $MOV \{.B\} f, \{WREG\}$ $(f_{\{ALL\}}) \rightarrow Wnd/WREG$	X
Register direct	MOV Wns, f_{ALL} MOV {.B} WREG, f (Wns/WREG) $\rightarrow f_{\{ALL\}}$	$MOV\{.B\} Wso, Wdo$ $(Wso) \rightarrow Wdo$	$MOV\{.B\} Wso, [Wdo]$ $(Wso) \rightarrow (Wdo)$
Register indirect	X	$MOV\{.B\} [Wso], Wdo$ $((Wso)) \rightarrow Wdo$	$MOV\{.B\} [Wso], [Wdo]$ $((Wso)) \rightarrow (Wdo)$
Key: MOV ${lit \rightarrow}$	[.B} #lit8/16, Wnd <i>Wnd</i>	PIC24 assembly Data transfer	Yellow shows varying forms of the same instruction
0		0 11 0	

f: near memory (0...8095)

 f_{ALL} : all of memory (0...65534)

MOV{.B} Wso, Wdo Instruction

"Copy contents of Wso register to Wdo register". General form:

 $mov\{.b\}$ Wso, Wdo $(Wso) \rightarrow Wdo$

Wso is one of the 16 working registers W0 through W15 ('s' indicates Wso is an operand source register for the operation).

Wdo is one of the 16 working registers W0 through W15 ('d' indicates Wdo is an operand destination register for the operation).

mov	W3, W5	$(W3) \rightarrow W5$	(word operation)
mov.b	W3, W5	$(W3.LSB) \rightarrow W5.LSB$	(byte operation)

Contents of working register W3 copied to working register W5.

This can either be a word or byte operation. The term 'copy' is used here instead of 'move' to emphasize that Wso is left unaffected by the operation.

The addressing mode used for both the source and destination operands is called *register direct*. The *mov* instruction supports other addressing modes which are not shown.

MOV Wso, Wdo Instruction Execution

(a) Execute: mov W2,W1 (word mode operation)



(b) Execute: mov.b W2,W1 (byte mode operation)



Copyright Delmar Cengage Learning 2008. All Rights Reserved.

MOV Wso, Wdo Instruction Format



Copyright Delmar Cengage Learning 2008. All Rights Reserved.

MOV Wns, f Instruction

"Copy contents of Wns register to data memory location *f*." General form:

MOV Wns,
$$f$$
 (Wns) \rightarrow f

f is a memory location in data memory, Wns is one of the 16 working registers W0 through W15 ('s' indicates Wns is an operand source register for the operation)

MOV W3, 0x1000 (W3) $\rightarrow 0x1000$

Contents of register W3 copied to data memory location 0x1000. This instruction form only supports WORD operations.

The source operand uses *register direct* addressing, while the destination operand uses *file register* addressing.

File registers is how Microchip refers to data memory.

MOV Wns, f Instruction Execution



MOV Wns, f Instruction Format

(a) mov Wns, f	BBBB BBBB BBBB BBBB BBBB BBBB 2222 1111 1111	
$(Wns) \rightarrow f$	1000 1fff ffff ffff ffff ssss	
f f = upper 15 bits of 16-bit address (lower bit assumed = 0) ssss = Wns register number (0 to 15)		
(b) Assembly:	Machine Code:	
mov W3,0x1002	0x888013	
Machine Code = 1000 1000 1000 0000 0001 0011 = 0x888013		
f f = 0001 0000 0000 001 0 ssss = 0011 (register number is 3) (upper 15-bits of 0x1002)		

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

MOV f, Wnd Instruction

"Copy contents of data memory location *f* to register Wnd". General form:

MOV f, Wnd $(f) \rightarrow Wnd$

f is a memory location in data memory, Wnd is one of the 16 working registers W0 through W15 ('d' indicates Wnd is an operand destination register for the operation).

MOV 0x1000, W3 $(0x1000) \rightarrow W3$

Contents of data memory location 0x1000 copied to W3.

() is read as "Contents of".

This instruction form only supports a word operation.

MOVf, Wnd Instruction Execution

Execute: mov 0x1002,W3



Copyright Delmar Cengage Learning 2008. All Rights Reserved.

A Note on Instruction Formats

- The instruction formats (machine code) of some instructions will be presented for informational purposes
 - However, studying the machine code formats of the instructions is not a priority; understanding instruction functionality will be emphasized.
 - All instruction formats can be found in the dsPIC30F/dsPIC33F Programmers Reference manual from Microchip
 - The PIC24 family is a subset of the dsPIC30F/dsPIC33FF instruction set – the PIC24 family does not implement the DSP instructions.

$MOV\{.B\}$ WREG, f Instruction

"Copy content of WREG (default working register) to data memory location f". General form:

```
MOV\{.B\} \quad WREG, f \qquad (WREG) \to f
```

This instruction provides upward compatibility with earlier PIC μ C. WREG is register W0, and f is a location within the first 8192 bytes of data memory (*near* data memory)

MOV WREG, 0x1000 (W0) $\rightarrow 0x1000$

Contents of register W0 copied to data memory location 0x1000.

Can be used for either WORD or BYTE operations:

MOV WREG, 0x1000 word operation

MOV.B WREG, 0x1001 lower 8-bits of W0 copied to 0x1001

Word copy must be to even (word-aligned) location.

Note: The previously covered MOVWns, f instruction cannot be used for byte operations! V 0.2

MOV.B WREG, f Instruction Execution



A byte copy operation is shown.

MOV{*.B*} *WREG*, *f* Instruction Format

	BBBB BBBB BBB	B BBBB BBBB BBBB
$mov{.b}$ WREG, f	2222 1111 111	1 1100 0000 0000
	3210 9876 543	2 1098 7654 3210
(WREG) $\rightarrow f$	1011 0111 1B1:	f ffff ffff ffff
	f f = 13-bit ac	ddress (first 8192 bytes of data memory)
	$\mathbf{B} = 0$ for word,	1 for byte
Assembly:	Machine Cod	le:
mov WREG, 0x1000	0xB7B000	(\mathbf{B} bit = 0 since word operation)
mov.b WREG, 0x1000	0xB7F000	(B bit = 1 since byte operation)
mov.b WREG, 0x1001	0xB7F001	(bytes can be written to odd addresses

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

MOV{.B} f {, WREG} Instruction

"Copy contents of data memory location f to WREG (default working register) . General form:

```
MOV\{.B\} \quad f, WREG \qquad (f) \rightarrow WREGMOV\{.B\} \quad f \qquad (f) \rightarrow f
```

This instruction provides upward compatibility with earlier PIC μ C. WREG is register W0, and f is a location within the first 8192 bytes of data memory (*near* data memory)

Can be used for either WORD or BYTE operations:

```
MOV 0x1000, WREGword operationMOV.B 0x1001, WREGonly lower 8-bits of W0 are affected.<br/>Copies contents of 0x1000 back to<br/>itself, will see usefulness of this laterMOV 0x1000word-aligned) data memory location.Note: The MOV f, Wnd instruction cannot be used for byte operations!
```

MOV{.B} f {,WREG} Format

mov{.b} <i>f</i> , {WREG}	BBBBBBBBBBBBBBBBBBB2222111111111132109876543210	BB BBBB BBBB 00 0000 0000 98 7654 3210
(f) \rightarrow destination Destination is either f or WREG.	1011 1111 1BDf ff ff = 13-bit address (B = '0' for word, '1' D = destination = '0'	first 8192 bytes of data memory) for byte for WREG, '1' for <i>f</i>
Assembly: mov 0x1000,WREG	Machine Code: 0xBF9000 (B D	bit = 0 since word operation, bit = 0 since WREG destination)
mov.b 0x1000	0xBFF000 (E D	B bit = 1 since byte operation, bit = 1 since f destination)

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

$MOV.\{B\} f, WREG$ Instruction Execution



Copyright Delmar Cengage Learning 2008. All Rights Reserved.

From: Reese/Bruce/Jones, "Microcontrollers: From Assembly to C with the PIC24 Family".

V 0.2

Move a literal into a Working Register Moves a *literal* into a working register. The '#' indicates the numeric value is a literal, and NOT a memory address.

General form:

MOV #lit16, Wndlit16 \rightarrow Wnd (word operation)MOV.B #lit8, Wndlit8 \rightarrow Wnd.lsb (byte operation)

The source operand in these examples use the *immediate* addressing mode.

Examples:

MOV #0x1000, W2 $0x1000 \rightarrow W2$ MOV.B #0xAB, W3 $0xAB \rightarrow W3.1sb$

More on Literals

Observe that the following two instructions are very different!MOV #0x1000, W2after execution, W2=0x1000

MOV 0x1000,W2

after execution, W2 = (0x1000), the contents of memory location 0x1000

MOV Literal Execution



V 0.2

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

MOV Literal Instruction Formats

BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB222211111111110000000000321098765432109876543210mov.b#lit16, Wn#lit8 \rightarrow Wn0010kkkkkkkkkkkkdddmov.b#lit8, Wn#lit8 \rightarrow Wn101100111100kkkkkkkkddd#lit16:16-bit literalk... k=literal#lit8:8-bit literalddd =Wn register number (0 to 15)

Machine Code:

0x2

0xB30

Observe that the literal is encoded directly in the instruction machine code.

30

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

#0x1000

Assembly:

mov.b #0x F2

mov

From: Reese/Bruce/Jones, "Microcontrollers: From Assembly to C with the PIC24 Family".

. WI2

WI7

Indirect Addressing

Mov with indirect Addressing:

 $mov\{.b\}$ [Wso], [Wdo] $((Wso)) \rightarrow (Wdo)$

[] (brackets) indicate indirect addressing. Source Effective Address (EAs) is the content of Wso, or (Wso). Destination Effective Address (EAd) is the content of Wdo, or (Wdo).

The MOV instruction copies the content of the Source Effective Address to the Destination Effect Address, or:

$$(EAs) \rightarrow EAd$$

which is:

 $((Wso)) \rightarrow (Wdo)$



Indirect Addressing MOV Example

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

Why Indirect Addressing?

The instruction:

mov [W0], [W1]

Allows us to do a memory-memory copy with one instruction!

The following is illegal:

mov 0x1000, 0x1002

Instead, would have to do:

mov 0x1000, W0

mov W0, 0x1002

Indirect Addressing Coverage

- There are six forms of indirect addressing
- The need for indirect addressing makes the most sense when covered in the context of *C* pointers

 This is done in Chapter 5
- At this time, you will only need to understand the simplest form of indirect addressing, which is *register indirect* as shown on the previous two slides.
- Most instructions that support register direct for an operand, also support indirect addressing as well for the same operand
 - However, must check PIC24 datasheet and book to confirm.

 $ADD\{.B\}$ Wb, Ws, Wd Instruction Three operand addition, register-to-register form: $ADD\{.B\}$ Wb, Ws, Wd (Wb) + (Ws) \rightarrow Wd Wb, Ws, Wd are any of the 16 working registers W0-W15

ADD	W0, W1, W2	$(W0) + (W1) \rightarrow W2$
ADD	W2, W2, W2	W2 = W2 + W2 = W2*2
ADD.B	W0, W1, W2	Lower 8 bits of W0, W1 are added and placed in the lower 8 bits of W2

ADD{.B} Wb, Ws, Wd Execution

(a) Execute: add W0,W1,W2



Copyright Delmar Cengage Learning 2008. All Rights Reserved.

V 0.2
SUB{.B} Wb, Ws, Wd Instruction

Three operand subtraction, register-to-register form:

SUB{.B} Wb, Ws, Wd (Wb) – (Ws) \rightarrow Wd Wb, Ws, Wd are any of the 16 working registers W0-W15. Be careful:

while ADD Wx, Wy, Wz gives the same result as ADD Wy, Wx, Wz The same is not true for

SUB Wx, Wy, Wz versus SUB Wy, Wx, Wz

SUB	W0, W1, W2	$(W0) - (W1) \rightarrow W2$
SUB	W1,W0, W2	$(W1) - (W0) \rightarrow W2$
SUB.B	W0, W1, W2	Lower 8 bits of W0, W1 are subtracted and placed in the lower 8-bits of W2 V 0.9 37

SUB{.B} Wb, Ws, Wd Execution

(a) Execute: sub W0,W1,W2



Copyright Delmar Cengage Learning 2008. All Rights Reserved.

V 0.9

From: Reese/Bruce/Jones, "Microcontrollers: From Assembly to C with the PIC24 Family".

Subtraction/Addition with Literals

Three operand addition/subtraction with literals:

$ADD\{.B\}$	Wb, #lit5, Wd	$(Wb) - #lit5 \rightarrow Wd$
$SUB\{.B\}$	Wb, #lit5, Wd	$(Wb) - #lit5 \rightarrow Wd$

#lit5 is a 5-bit unsigned literal; the range 0-31. Provides a convenient method of adding/subtracting a small constant using a single instruction

Examples

ADD	W0, #4, W2	$(W0) + 4 \rightarrow W2$
SUB.B	W1,#8, W3	$(W1) - 8 \rightarrow W3$
ADD	W0, #60, W1	illegal, 60 is greater than 31!

ADD{.B} f {, WREG} Instruction

Two operand addition form:

ADD $\{.B\}$ f (f) + (WREG) \rightarrow f ADD $\{.B\}$ f, WREG (f) + (WREG) \rightarrow WREG WREG is W0, f is limited to first 8192 bytes of memory. One of the operands, either f or WREG is always destroyed!

ADD 0x1000 $(0x1000) + (WREG) \rightarrow 0x1000$ ADD 0x1000,WREG $(0x1000) + (WREG) \rightarrow WREG$ ADD.B 0x1001,WREG $(0x1001) + (WREG.lsb) \rightarrow WREG.lsb$ Assembly Language Efficiency

The effects of the following instruction:

ADD 0x1000 $(0x1000) + (WREG) \rightarrow 0x1000$ Can also be accomplished by:

MOV 0x1000 , W1 ADD W0, W1, W1 MOV W1, 0x1000 $(0x1000) \rightarrow W1$ $(W0) + (W1) \rightarrow W1$ $(W1) \rightarrow 0x1000$

This takes three instructions and an extra register. However, in this class we are only concerned with the correctness of your assembly language, and not the efficiency. Use whatever approach you best understand!!!!!



Copyright Delmar Cengage Learning 2008. All Rights Reserved.

From: Reese/Bruce/Jones, "Microcontrollers: From Assembly to C with the PIC24 Family".

SUB{.B} f {, WREG} Instruction

Two operand subtraction form:

SUB{.B} f (f) – (WREG) \rightarrow f SUB{.B} f, WREG (f) – (WREG) \rightarrow WREG WREG is W0, f is limited to first 8192 bytes of memory. One of the operands, either f or WREG is always destroyed!

SUB0x1000 $(0x1000) - (WREG) \rightarrow 0x1000$ SUB0x1000,WREG $(0x1000) - (WREG) \rightarrow WREG$ SUB.B0x1001,WREG $(0x1001) - (WREG.lsb) \rightarrow WREG.lsb$

Increment

Increment operation, register-to-register form:

INC {.B} *Ws, Wd* (Ws) $+1 \rightarrow$ Wd Increment operation, memory to memory/WREG form:

> INC{.B} f $(f) + 1 \rightarrow f$ INC{.B} f, WREG $(f) + 1 \rightarrow$ WREG

(*f* must be in first 8192 locations of data memory)

Examples:

INC W2, W4	$(W2) + 1 \rightarrow W4$	
INC.B W3, W3	$(W3.lsb) + 1 \rightarrow W3.lsb$	
INC 0x1000	$(0x1000) + 1 \rightarrow 0x1000$	
INC.B 0x1001,WREG	$(0x1001)+1 \rightarrow WREG.lsb$	4

Decrement

Decrement operation, register-to-register form:

DEC {.B} Ws, Wd (Ws) – 1 \rightarrow Wd Increment operation, memory to memory/WREG form: DEC {.B} f (f) – 1 \rightarrow f DEC {.B} f, WREG (f) – 1 \rightarrow WREG (f must be in first 8192 locations of data memory)

Examples:

DEC W2, W4	$(W2) - 1 \rightarrow W4$
DEC.B W3, W3	$(W3.lsb) - 1 \rightarrow W3.lsb$
DEC 0x1000	$(0x1000) - 1 \rightarrow 0x1000$
DEC.B 0x1001,WREG	$(0x1001) - 1 \rightarrow WREG.lsb$ ⁴⁵





0x000000 in program memory, i.e., the program counter is reset to **0x000000**.



Program Memory Organization



PC is 23-bits wide, but instructions start on even word boundaries, so the PC can address 4M instructions ($M = 2^{20}$).

An instruction is 24 bits (3 bytes). Program memory should be viewed as words (16-bit addressable), with the upper byte of the upper word of an instruction always reading as '0'. Instructions must start on even-word boundaries. Instructions are addressed by the Program counter (PC).

Figure adapted with permission of the copyright owner, Microchip 47 Technology, Incorporated. All rights reserved.

Goto location (goto)

How can the program counter be changed?

address kn	own as the	e target address	1	into th	ne PC				
by the linker to a 23-bit program memory			nnnr	10 = 2	3-01t v	alue ti	hat is i	oaded	
Expr is a la	abel or exp	pression that is resolv	ved		$\alpha - \alpha$	2 1.14	-1	4 : . 1	h a h a a
			(0000	0000	0000	0000	0nnn	nnnn
goto	Expr	$lit23 \rightarrow PC$	(0000	0100	nnnn	nnnn	nnnn	nnn0
				3210	9876	5432	1098	7654	3210
			:	2222	1111	1111	1100	0000	0000
			1	BBBB	BBBB	BBBB	BBBB	BBBB	BBBB

The GOTO instruction requires two instruction words:

Assembly: Machine Code: goto 0x000800 0x040800 First word 0x000000 Second word

A GOTO instruction is an unconditional jump.

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

(this must be an even address).

Valid addressing modes.

What are valid addressing modes for instructions?

The definitive answer can be found in Table 19-2 of the PIC24H32GP202 datasheet.

Base Instr #	Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
40	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG,f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None

TABLE 19-2: INSTRUCTION SET OVERVIEW (CONTINUED)

From: Reese/Bruce/Jones, "Microcontrollers: From Assembly to C with the PIC24 Family".

What does 'Wso', 'Wsd', 'Wn' etc. mean?

MOV Wso, Wdo

Table 19-1: Symbols used in opcode descriptions (partial list)

Field	Description	
Wnd	One of 16 destination working registers ∈ {W0W15}	
Wns	One of 16 source working registers ∈ {W0W15}	
WREG	W0 (working register used in file register instructions)	
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }	
Wso	Source W register ∈	
	{ Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }	
Wd	Destination W register ∈	
	{ Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }	
Wdo	Destination W register ∈	
	{ Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd],	
Wn	One of 16 working registers ∈ {W0W15}	
Wb	Base W register ∈ {W0W15}	

ADD forms

ADD Wb, Ws, Wd

Field	Description
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wb	Base W register ∈ {W0W15}

Legal:

ADD W0, W1, W2 ADD W0, [W1], [W4]

Illegal:

ADD [W0],W1,W2

;first operand illegal!

Video tutorials

A number of videos illustrate important concepts; all are listed on the <u>video page</u> at http://www.reesemicro.com/site/pic24micro/Home/pic24-video-tutorials-1.

Available tutorials, which cover topics on the following pages of these lecture notes:

• <u>MPLAB IDE introduction</u> at

http://www.ece.msstate.edu/courses/ece3724/main_pic24/videos/mplab_assem/index.htm

• <u>A simple assembly language program</u> at

http://www.ece.msstate.edu/courses/ece3724/main_pic24/videos/assem_intro/index.htm

• <u>Simulation of this program</u> at

http://www.ece.msstate.edu/courses/ece3724/main_pic24/videos/assem_intro2/index.htm

• <u>Converting the program from 8 to 16 bits</u> at

http://www.ece.msstate.edu/courses/ece3724/main_pic24/videos/assem_intro3/index.htm

A Simple Program

In this class, will present programs in *C* form, then translate (*compile*) them to PIC24 μ C assembly language.

C Program equivalent A uint8 variable is #define avalue 100 uint8 i,j,k; A bits (1 byte)

Where are variables stored?

When writing assembly language, can use any free data memory location to store values, it your choice.

A logical place to begin storing data in the first free location in data memory, which is 0x0800 (Recall that 0x0000-0x07FF is reserved for SFRs).

Assign *i* to 0×0800 , *j* to 0×0801 , and *k* to 0×0802 . Other choices could be made.





i is location 0x0800, j is location 0x0801, k is location 0x0802

Comments: The assembly language program operation is not very clear. Also, multiple assembly language statements are needed for one C language statement. Assembly language is more *primitive* (operations less powerful) than C.

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

From: Reese/Bruce/Jones, "Microcontrollers: From Assembly to C with the PIC24 Family".

PIC24 Assembly to PIC24 Machine Code

- Could perform this step manually by determining the instruction format for each instruction from the data sheet.
- Much easier to let a program called an *assembler* do this step automatically
- The MPLAB[™] Integrated Design Environment (IDE) is used to assemble PIC24 programs and simulate them
 - Simulate means to execute the program without actually loading it into a PIC24 microcontroller

```
.include "p24Hxxxx.inc"
 .global reset
                                                    mptst byte.s
 .bss
       ;reserve space for variables
        .space 1
i:
i:
        .space 1
        .space 1
k:
                          ;Start of Code section
.text
reset: ; first instruction located at reset label
   mov #___SP_init, W15
                           ;;initialize stack pointer
   mov # SPLIM init,W0
                           ;; initialize Stack limit req.
   mov W0,SPLIM
  avalue = 100
                                                     This file can be assembled
; i = 100;
                                                     by the MPLAB<sup>™</sup>
   mov.b #avalue, W0
                         ; W0 = 100
                           ; i = 100
   mov.b WREG,i
                                                     assembler into PIC24
; i = i + 1;
                                                     machine code and
   inc.b
                            ; i = i + 1
           i
                                                     simulated.
; i = i
           i,WREG
                            ; W0 = i
   mov.b
                                                    Labels used for memory
           WREG, j
                            ; i = WO
   mov.b
                                                     locations 0x0800 (i),
; j = j - 1;
   dec.b
                           ; j= j - 1
                                                    0x0801(j), 0x0802(k) to
            i
; k = j + i
                                                    increase code clarity
   mov.b i,WREG
                           ; W0 = i
   add.b j,WREG
                           ; WO = WO + j (WREG is WO)
           WREG, k
   mov.b
                           ; k = W0
done:
                    ;loop forever
            done
   goto
                                     V 0.2
                                                                         57
```



labels are case-sensitive and must be followed by a ':' (colon).

58

not case sensitive.

mptst_byte.s (cont.)

.text

__reset: mov #__SP_init, W15 mov #__SPLIM_init,W0 mov W0,SPLIM '.text' is an assembler directive that says what follows is code. Our first instruction must be labeled as ' reset'.

These move instruction initializes the stack pointer and stack limit registers – this will be discussed in a later chapter.

avalue = 100

The equal sign is an assembler directive that equates a label to a value.

marked based a (a and)	
<i>mptst_byte.s</i> (cont.)	The use of labels and
; i = 100; mov.b #avalue, W0 ; W0 = 100	comments greatly improves the clarity of the program.
$[MOV.D_WREG, 1; 1 = 100]$	It is hard to over-comment
; i = i + 1; inc.b i ; i = i + 1 ; j = i	an assembly language program if you want to be able to understand it later.
<pre>mov.b i,WREG ; W0 = i mov.b WREG,j ; j = W0 ; j = j - 1;</pre>	Strive for at least a comment every other line;
dec.b j ; j= j - 1	refer to lines
; k =] + 1 mov.b i,WREG ; W0 = i	
add.b j,WREG ; WO = WO+j	(WREG is W0)
mov.b WREG,k ; k = W0	



General MPLAB IDE Comments

- See Experiment #2 for detailed instructions on installing the MPLAB IDE on your PC and assembling/simulating programs.
- The assembly language file must have the .*s* extension and must be a TEXT file
 - Microsoft .*doc* files are NOT text files
 - The MPLAB IDE has a built-in text editor. If you use an external text editor, use one that displays line numbers (e.g. don't use notepad does not display line numbers)
- You should use your portable PC for experiments 1-5 in this class; all of the required software is freely available.

An Alternate Solution

```
C Program equivalent
```

```
#define avalue 100
uint8 i,j,k;
i = avalue; // i = 100
i = i + 1; // i++, i = 101
j = i; // j is 101
j = j - 1; // j--, j is 100
k = j + i; // k = 201
```

Previous approach took 9 instructions, this one took 11 instructions. Use whatever approach that you best understand.

```
;Assign variables to registers
;Move variables into registers.
;use register-to-register operations for
computations;
;write variables back to memory
;assign i to W1, j to W2, k to W3
```

```
; W1 (i) = 100
mov #100,W1
inc.b W1,W1
                ; W1 (i) = W1 (i) + 1
mov.b W1,W2
                ; W2 (j) = W1 (i)
dec.b W2,W2
                ; W2 (j) = W2 (j) -1
add.b W1,W2,W3
                ; W3 (k) = W1 (i) + W2 (j)
;;write variables to memory
mov.b W1,W0
                ; W0 = i
mov.b WREG,i
                ; 0x800 (i) = W0
mov.b W2,W0
                ; W0 = j
                ; 0x801 (j) = W0
mov.b WREG,j
                ; W3 = k
mov.b W3,W0
                ; 0x802 (k) = W0
mov.b WREG,k
```

Clock Cycles vs. Instruction Cycles

The clock signal used by a PIC24 μ C to control instruction execution can be generated by an off-chip oscillator or crystal/capacitor network, or by using the internal RC oscillator within the PIC24 μ C.

For the PIC24H family, the maximum clock frequency is 80 MHz.

An **instruction cycle (FCY)** is **two clock (FOSC)** cycles. ← Important!!!!!!

A PIC24 instruction takes 1 or 2 **instruction (FCY)** cycles, depending on the instruction (see Table 19-2, PIC24HJ32GP202 data sheet). If an instruction causes the program counter to change (i.e, GOTO), that instruction takes 2 instruction cycles.

An add instruction takes 1 instruction cycle. How much time is this if the clock frequency (FOSC) is 80 MHz (1 MHz = 1.0e6 = 1,000,000 Hz)?

 $1/\text{frequency} = \text{period}, \quad 1/80 \text{ MHz} = 12.5 \text{ ns} (1 \text{ ns} = 1.0\text{e-9 s})$

1 Add instruction @ 80 MHz takes 2 clocks * 12.5 ns = 25 ns (or 0.025 us).

By comparison, an Intel Pentium add instruction @ 3 GHz takes 0.33 ns (330 ps). An Intel Pentium could emulate a PIC24HJ32GP202 faster than a PIC24HJ32GP202 can execute! But you can't put a Pentium in a toaster, or Vuy2 one from Digi-key for \$5.00. ⁶⁴

How long does mptst_byte.s take to execute?

Beginning at the _____reset label, and ignoring the *goto* at the end, takes 12 instruction cycles, which is 24 clock cycles.

	Instruction
	Cycles
mov #SP_init, W15	1
<pre>mov #SPLIM_init,W0</pre>	1
mov W0,SPLIM	1
mov.b #avalue, W0	1
mov.b WREG,i	1
inc.b i	1
mov.b i,WREG	1
mov.b WREG,j	1
dec.b j	1
mov.b i,WREG	1
add.b j,WREG	1
mov.b WREG,k	1
V 0.2 Total	12

65

What if we used 16-bit variables instead of 8-bit variables?

C	Program	equivalent		
	#define	avalue 2047	A unt 16 variable is 16 bits (1 byte)	
	uint16	L,j,k; ←		

.include "p24Hxxxx.inc" Reserve 2 bytes for each .global reset ;reserve space for variables .bss variable. Variables are now .space 2 i: stored at 0x0800, 0x0802, j: .space 2 .space 2 0x0804 k: ;Start of Code section .text reset: ; first instruction located at __reset label mov # SP init, w15 ; initialize stack pointer mov # SPLIM init,W0 mov W0, SPLIM ; initialize stack limit reg avalue = 2048; i = 2048;Instructions now mov #avalue, W0 ; W0 = 2048WREG,i ; i = 2048perform WORD (16-bit) mov ; i = i + 1; operations (the .b ; i = i + 1inc i qualifier is removed). ; j = i i,WREG mov ; W0 = i WREG,j ; j = WO mov ; j = j - 1;; j= j - 1 dec i ; k = j + ii,WREG ; W0 = i mov j,WREG ; WO = WO + j(WREG is W0) add WREG, k ; k = W0mov done: ;loop forever done goto V 0.2 67

Copyright Delmar Cengage Learning 2008. All Rights Reserved.

An Alternate Solution (16-bit variables)

```
C Program equivalent
```

```
#define avalue 2047
uint16 i,j,k;
i = avalue; // i = 2047
i = i + 1; // i++, i = 2048
j = i; // j is 2048
j = j - 1; // j--, j is 2047
k = j + i; // k = 4095
```

Previous approach took 9 instructions, this one took 8 instructions. In this case, this approach is more efficient!

```
;Assign variables to registers
;Move variables into registers.
;use register-to-register operations for
computations;
;write variables back to memory
;assign i to W1, j to W2, k to W3
```

1100 # 2047, WI	Ĭ	WТ	(_)	=	20.	±/		
inc W1,W1	;	W1	(i)	=	W1	(i)	+ 1	
mov W1,W2	;	W2	(j)	=	W1	(i)		
dec W2,W2	;	W2	(j)	=	W2	(j)	-1	
add W1,W2,W3	;	W3	(k)	=	W1	(i)	+ W2	(j)
;;write variab	le	s to	o me	moj	ry			
mov Wl,i	;	0x8	800	(i)) =	W1		
mov W2,j	;	0x8	802	(j)) =	W2		
mov W3,k	;	0x 8	804	(k)) =	W3		

How long does mptst_word.s take to execute?

Ignoring the goto at the end, takes 12 instruction cycles, which

is 24 clock cycles.

	Instruction
	Cycles
mov #SP_init, W15	1
<pre>mov #SPLIM_init,W0</pre>	1
mov W0,SPLIM	1
mov #avalue, WO	1
mov WREG,i	1
inc i	1
mov i,WREG	1
mov WREG,j	1
dec j	1
mov i,WREG	1
add j,WREG	1
mov WREG, k	1
Total	12

16-bit operations versus 8-bit

The 16-bit version of the *mptst* program requires the same number of instruction bytes and the same number of instruction cycles as the 8-bit version.

This is because the PIC24 family is a 16-bit microcontroller; its natural operation size is 16 bits, so 16-bit operations are handled as efficiently as 8-bits operations.

On an 8-bit processor, like the PIC18 family, the 16-bit version would take roughly double the number of instructions and clock cycles as the 8-bit version.

On the PIC24, a 32-bit version of the *mptst* program will take approximately twice the number of instructions and clock cycles as the 16-bit version. We will look at 32-bit operations later in the semester.

Review: Units

In this class, units are always used for physical quantity:

Time				Frequency		
milliseconds ((ms	=	10-3	s)	kilohertz (kHz = 10^3 Hz)	
microseconds ((µs	=	10-6	s)	megahertz (MHz = 10^6 Hz)	
nanoseconds ((ns	=	10-9	s)	gigahertz (GHz = 10 ⁹ Hz)	

When a time/frequency/voltage/current quantity is asked for, I will always ask for it in some units. Values for these quantities in datasheets are ALWAYS given in units.

For a frequency of 1.25 kHz, what is the period in μ s?

period = 1/f = 1/(1.25 e3) = 8.0 e -4 seconds

Unit conversion= 8.0e-4 (s) * (1e6 μ s)/1.0 (s) = 8.0e2 μ s = 800 μ s

PIC24H Family

- Microchip has an extensive line of PICmicro[®] microcontrollers, with the PIC24 family introduced in 2005.
- The PIC16 and PIC18 are older versions of the PICmicro[®] family, have been several previous generations.
- Do not assume that because something is done one way in the PIC24, that it is the most efficient method for accomplishing that action.
- The datasheet for the PIC24HJ32GP202 is found on the class web site.
Some PICMicros that we have used

Features	16F87x (Fall 2003)	PIC18F242 (Summer 2004)	PIC24H (Summer 2008)
Instruction width	14 bits	16 bits	24 bits
Program memory	8K instr.	8K instructions	~10K instructions
Data Memory	368 bytes	1536 bytes	2048 bytes
Clock speed	Max 20 MHz, 4 clks=1instr	Max 40 MHz 4 clks=1instr	Max 80 MHz 2 clks=1 instr
Architecture	Accumulator, 8- bit architecture	Accumulator, 8-bit architecture	General purpose register, 16-bit architecture

The PIC24H can execute about 6x faster than the PIC18F242 previously used in this class.

What do you need to know?

- Understand the PIC24 basic architecture (program and data memory organization)
- Understand the operation of *mov*, *add*, *sub*, *inc*, *dec*, *goto* instructions and their various addressing mode forms
- Be able to convert simple C instruction sequences to PIC24 assembly language
 - Be able to assemble/simulate a PIC24 μ C assembly language program in the MPLAB IDE
- Understand the relationship between instruction cycles and machine cycles