



DesignWare Processor IP Portfolio

- Scalable family of 32-bit processor cores and subsystems
- Maximum power and area efficiency (DMIPS/mW, DMIPS/mm²) for embedded applications
- Highly configurable so each instance can be optimized
- Extensible instruction set enables applicationspecific customizations
- Integrated tool suite with broad hardware and software ecosystem support

DesignWare Processor IP Portfolio

ARCv2 ISA

ARC HS Family High-performance control	ARC EM Family Ultra-low power embedded processing	ARC SEM Family Security processors for embedded applications	EV Family Embedded vision
Highest performance ARC	· Optimized for ultra-low	· Power- and area-efficient	· Multicore design optimized
cores	power	security processors for IoT	for vision processing
High-speed 10-stage	· 3-stage pipeline RISC	and mobile applications	· Wide vector DSP and
pipeline, SMP Linux support	processors with RISC + DSP	· Protection against hardware,	programmable convolution
Single-, dual-, quad-core	· Maximum performance and	software and side channel	neural network engine
configurations	area-efficiency: up to	attacks	·5X better power efficiency
-	1.77 DMIPS/MHz and as	· SecureShield for Trusted	than existing solutions
	small as 0.01mm ²	Execution Environments	

ARCv1 ISA



AS2xx High-performance audio

 Dual-core processor with optimized dual-MAC DSP for home audio applications

Processor IP

Synopsys' processor IP portfolio includes the DesignWare[®] ARC[®] and EV Processor families as well as IP subsystems, software, development systems and tools.

ARC processor cores are based on a flexible and proven 32-bit instruction set architecture (ISA) with features optimized for a broad range of embedded and deeply embedded applications:

- Performance-efficient designs deliver maximum performance while consuming a minimum amount of power and silicon area
- Highly configurable processors can be performance- and power-optimized for each instance on an SoC while sharing a common programming model
- Extensible ISA supports user-defined custom instructions, enabling integration of users' proprietary hardware to accelerate application-specific tasks
- Streamlined system integration through the ability to closely couple memory and directly map peripherals to the core, reducing system latency and cost

ARC HS Processors

The ARC HS Family, based on the efficient ARCv2 instruction set architecture (ISA), includes the HS34, HS36 and HS38 processors. All HS processors support closely coupled memories (CCMs), which enable single-cycles access to instructions and data. The HS36 adds up to 64 KB each of instruction and data caches, and the HS38 includes an advanced memory management unit (MMU) to support Linux and other high-end operating systems. The processors are optimized for GHz+ operating speeds with minimum area and power consumption, making them ideally suited for embedded applications with very high performance requirements. The HS processors are available in single-core, dual-core and quad-core configurations.

ARC EM Processors

The ARC EM Family includes the ARCv2 ISA-based ARC EM4 and EM6 as well as the DSP-enhanced EM5D, EM7D, EM9D and EM11D. The ARC EM4, EM5D and EM9D processors support instruction and data CCMs and the EM6, EM7D and EM11D additionally support instruction and data caches. The EM9D and EM11D feature support for XY memories to deliver higher levels of signal processing efficiency. The EM family also includes the ASIL D ready EM4SI and EM5DSI, which are safety islands with a pre-verified dual lockstep implementation including a self-checking safety monitor for safety-critical automotive applications. The ultracompact EM cores feature excellent code density, small size and very low power consumption, making them ideal for power-critical and area-sensitive embedded and deeply embedded applications.

Along with optional FPU, MPU, µDMA, Real-Time Trace and ARCconnect for multicore integration, the EM Family also offers a safety enhancement package (SEP) option, which includes safety documentation, integrated hardware safety features and a certified ASIL-D ready compiler to help automotive designers achieve ISO 26262 safety compliance. To address system security, an optional Enhanced Security Package provides tamper protection features and enables designers to create a trusted execution environment that protects their systems and software from evolving security threats such as IP theft and intentional remote attacks. In addition, the CryptoPack option for EM cores uses ARC Processor EXtension (APEX) technology to accelerate common cryptographic software algorithms.

ARC SEM Security Processors

The ARC SEM Family includes the ARCv2 ISA-based ARC110 and ARC120D security processors to protect against logical, hardware and physical attacks. The SEM processors include SecureShield[™] technology with a secure MPU that enables the creation of a Trusted Execution Environment (TEE) to isolate multiple execution contexts and protect secure functions from software vulnerabilities in user code. The ARC SEM110 is a 32-bit RISC core that is optimized for performance, power, and area efficiency. The ARC SEM120D has an added DSP instruction set and unified multiply/ MAC unit. The ARC CryptoPack, FPU and µDMA licensable options are available for the ARC SEM processors.

ARCv1 ISA-Based Processor Families

The ARC 600, ARC 700 and AS2xx processor families are based on the ARCv1 ISA. The ARC 600 and ARC 700 product lines are general purpose processor cores extensively deployed in high-volume production. Target applications range from deeply embedded control to DSP-intensive processing and Linux host. The ARC AS200 Family includes the AS211SFX and AS221BD audio processors. These processors feature powerful audio processing capabilities and support a broad portfolio of certified audio codecs and post-processing software from a range of popular standards including Dolby[®], DTS[®] and Microsoft[®].

ARC Processor EXtension (APEX) Technology

ARC processors support the addition of user-defined extensions to the core. These extensions can take the form of more processor and auxiliary registers, new instructions, and/or additional condition code tests. Custom instructions enable designers to efficiently add their proprietary hardware to the processor to further increase application performance.

Embedded Vision Processors

The DesignWare EV processors consist of programmable and configurable IP cores that combine the flexibility of software solutions with the low cost and low-power consumption of dedicated hardware. The EV processors include a RISC CPU, a 512-bit vector DSP, and an embedded deep neural network engine that accelerates the processing of convolutional neural network (CNN) executables, enabling accurate and power-efficient object detection, image classification and semantic segmentation. The EV6x processors combine a high-performance 32-bit scalar core with a 512-bit vector DSP, an optimized CNN engine, and user-defined APEX hardware accelerators. The EV processors are supported by a comprehensive software programming environment based on existing and emerging embedded vision standards including OpenCV and OpenVX[™], as well as Synopsys' MetaWare Development Toolkit.

ARC Processor Subsystems

ARC Data Fusion IP Subsystem

The DesignWare ARC Data Fusion IP Subsystem is optimized for a wide range of ultra-low power IoT applications. The fully configurable Data Fusion IP Subsystem includes the choice of a low gate count and energy-efficient ARC EM5D, EM7D, EM9D or EM11D processor for both RISC and DSP processing, accompanied by an extensive collection of I/O functions and fast math (trigonometric) accelerators. The software libraries of the subsystem contain small-footprint drivers for all I/O, plus a rich set of DSP functions supporting signal-processing algorithms. The integrated solution is optimized for "always on" data fusion combining sensor, voice, gesture and basic audio processing typically implemented in IoT edge devices.

ARC Sensor & Control IP Subsystem

The DesignWare ARC Sensor & Control IP Subsystem is optimized to process data from digital and analog sensors, offloading the host processor and enabling more power-efficient processing of sensor and control data. The fully configurable IP subsystem includes the choice of an ARC EM4 or EM6 processor, serial digital interfaces, data converter interfaces and hardware accelerators. The Sensor & Control IP Subsystem provides designers with a complete and pre-verified solution that meets the requirements of a broad range of sensor processing and control functions increasingly prevalent in automotive, mobile, industrial and IoT markets.

ARC Subsystems	Supported Hardware Processors Accelerators		Integrated Peripherals	Included Software
ARC Data Fusion IP Subsystem	EM5D, EM7D, EM9D, EM11D	~	SPI, I ² C, PWM, UART, ADC I/F, DAC I/F, APB I/F, GPIO	DSP library, peripheral I/O drivers (bare metal), reference designs
ARC Sensor & Control IP Subsystem	EM4, EM6	~	SPI, I ² C, PWM, UART, ADC I/F, DAC I/F, APB I/F, GPIO	DSP library, peripheral I/O drivers (bare metal)
ARC SoundWave Audio IP Subsystem	AS211SFX, AS221BD	~	I ² S, S/PDIF, Analog Codec I/F, Reset, Clock Management	Multi-core Media Framework, MM MQX Audio Post-processing S/W

Table 1. ARC Processor Subsystems

ARC SoundWave Audio IP Subsystem

The DesignWare ARC SoundWave Audio IP Subsystem provides designers with a complete, pre-verified audio subsystem consisting of hardware, software and prototyping for integration into SoC designs. It consists of DesignWare 32-bit ARC audio processors, standard digital interfaces, analog audio codecs, and a complete, ready-to-use software environment that seamlessly plugs into the host application and includes a comprehensive library of software audio codecs that support the latest formats from Dolby, DTS and SRS. Supporting 2.1 to 7.1 audio streams at 24-bit precision, the SoundWave Audio IP Subsystem meets the demanding performance requirements of today's audio applications such as digital TVs, set-top boxes, Blu-ray Disc, speaker bars, media players, portable audio and tablets.

Software Development Support

Software Tool Chains

To accelerate the SoC development cycle, Synopsys' processor IP is supported by a complete and integrated development tool suite, including tools for configuration, software development and simulation. This enables ARC users to efficiently build, debug, profile and optimize their embedded software applications for ARC.

The ARC MetaWare Development Toolkit contains all the components needed to support the development, debugging and optimization of embedded applications for ARC processors. The compiler and debugger are fully integrated in the Eclipse-based MetaWare Integrated Development Environment (IDE), and the Toolkit also comes with a base version of the nSIM Instruction-Set Simulator.

In addition, Synopsys' ARC processors are supported by the latest open-source GNU Tool Chain, including the GNU GCC Compiler, GDB Debugger, libraries and utilities.

Simulators

Synopsys offers a variety of simulation products spanning automatically-generated, cycle-accurate simulators to fast, functional instruction-set simulators (ISS). Synopsys' simulation products enable software development prior to silicon being available.

The DesignWare ARC nSIM Pro Simulator is primarily used for software development and debugging. It can operate as a very fast ISS and it also has a mode that provides near cycle-accurate simulation. This mode, available for certain cores, can be used to optimize important software routines to improve efficiency. nSIM Pro also supports the Synopsys Virtualizer prototyping tools. It includes a Virtualizer Development Kit (VDK) for an ARC HS38-based system. This system can boot Linux on the ARC HS38 and can be used for early software development.

DesignWare ARC xCAM is a 100% cycle-accurate simulator that is primarily used for hardware verification, but can also be used to do final optimizations of critical software routines. The xCAM model is automatically generated from the processor configuration and can be used to evaluate different hardware scenarios.

Operating Systems

To support applications that require fast, real-time response, Synopsys offers MQX RTOS. MQX occupies a very small memory footprint and supports fast context switch times.

ARC processor cores with MMUs are supported by a Linux kernel available from the official Linux archive. Synopsys maintains and optimizes the Linux kernel to run optimally on ARC processor cores.

embARC

The embARC Open Software Platform is an easily accessible and productive solution for developing ARC processor-based software. It gives programmers online access to a comprehensive suite of free and open-source software that eases the development of code for IoT and other embedded applications.

Device drivers, operating systems and middleware ported to and optimized for ARC processors are available for download free of charge from the embARC.org website. The website also provides access to software development tools and documentation as well as user forums to facilitate the sharing of information and expertise among the ARC-based design community.

Third-party Ecosystem

The ARC Access Program expands the choice of embedded software and hardware solutions available for ARC processor cores. This program builds on the ecosystem of third parties supporting the ARC architecture with software development tools, real-time operating systems (RTOSes), middleware and semiconductor IP.

The ARC Access Program helps customers to:

- Develop ARC-based embedded solutions faster by leveraging compatible products from leading embedded industry vendors
- Reduce project risk by taking advantage of design solutions preported and tested for the DesignWare ARC architecture
- Save on development costs and resources by using products optimized for ARC-based designs

ARC EM Starter Kit

The ARC EM Starter Kit is a low-cost, versatile solution enabling rapid software development, code porting, software debugging, and system analysis for ARC EM processors. The kit consists of a small factor board with pre-installed FPGA images supporting the range of EM cores including the EM4, EM5D, EM6 and EM7D, as well as FPU, and a software package that includes the MQX real-time operating system (RTOS) in binary format, drivers, and application code examples.



Figure 1. ARC EM Starter Kit

ARC Software Development Platform

The DesignWare ARC Software Development Platforms are complete, standalone platforms enabling software development, code porting, software debugging and system analysis. They consist of an ARC CPU Card mounted on an ARC Software Development Platform Mainboard. The CPU Cards have an associated software package of pre-built operating systems, drivers and examples. Readily licensable DesignWare IP has been used to build the ARC Software Development Platforms, giving the systems a rich set of peripherals that can also be implemented in an SoC. The ARC Software Development Platforms can easily be combined with the Synopsys HAPS[®] FPGA-Based Prototyping Solution to enable system prototyping and additional extension interfaces, such as five Digilent Pmod[™] Compatible connectors, support the integration of other custom and commercially available hardware extensions.

Software Development Platform	CPU card	Supported processors
AXS101 Platform	AXC001	ARC 625D, 770D, EM4, EM6, AS221BD
AXS102 Platform	AXC002	HS34, HS36
AXS103 Platform	AXC003	HS34, HS36, HS38

Table 2. ARC Software Development Platforms

ASIP Designer

Modern multicore SoCs often include specialized processing functions that sometimes cannot be addressed efficiently with off-the-shelf processor IP. These custom processing elements are often manually designed, requiring significant engineering effort and lacking ease-of-use features such as programmability. Application-specific instruction-set processors (ASIPs) close this gap.

ASIPs are software-programmable hardware (e.g., custom processors or programmable accelerators) tailored to a specific application or class of algorithms. They are ideally suited for specialized DSP applications, enabling designers to take advantage of inherent instruction- and data-level parallelism and customized datapath elements to achieve high levels of performance in a minimal power envelope. Because they are programmable, ASIPs also give design teams the flexibility to support post-silicon modifications as well as specifications that are still evolving.

ASIP Designer is a tool suite to accelerate the design and verification of ASIPs that brings ASIP design within easy reach of every SoC team. Using a single processor description language, ASIP Designer automatically generates both a software development kit (SDK) including a C/C++ compiler, as well as synthesizable RTL. This allows for efficient exploration of architectural choices and a rapid path to silicon implementation.

DesignWare Processor Families

ARC HS Family – High-speed 32-bit processors for high-end embedded applications			
Key Features	HS34	HS36	HS38
10-stage pipeline based on ARCv2 ISA	~	✓	✓
Up to 16 MB instruction and data closely coupled memory (CCM)	~	✓	✓
64-bit loads and stores	✓	~	✓
Up to 8 registers for fast context switch	✓	~	✓
ARM [®] AMBA [®] AXI [™] and AHB-Lite [™] interfaces	~	✓	✓
Single-, dual- and quad-core configurations	✓	~	✓
64 KB of instruction and data caches		~	✓
Enhanced sleep modes and architectural clock gating	~	~	✓
Memory Management Unit (MMU) supporting 40-bit addressing		Opt	✓
DSP/SIMD instructions	~	~	✓
L1 and I/O cache coherency		✓	✓
64-bit ARC Processor EXtensions (APEX)	✓	~	✓
ECC on memories	~	~	✓
L2 cache		Opt	✓
FPU (single- and double-precision, IEEE754-2008 compliant)	Opt	Opt	Opt
Memory Protection Unit (MPU)	Opt	Opt	
Real-Time Trace (RTT)	Opt	Opt	Opt
Example Applications			

Solid state drive (SSD) controller, home gateways, digital TV, baseband control, set-top box, home networking, embedded Linux-based devices

ARC EM Family – Ultra-compact, ultra low-power processors for deeply embedded applications								
Key Features	EM4	EM6	EM5D	EM7D	EM9D	EM11D	EM4SI	EM5DSI
3-stage pipeline based on ARCv2 ISA	~	~	~	✓	✓	~		
Up to 2 MB instruction and data closely coupled memory	~	~	~	✓	✓	~	✓	~
Enhanced sleep modes	✓	~	✓	¥	✓	~		
ARM AMBA AHB, AHB-Lite, and BVCI interfaces	✓	~	✓	✓	✓	~		
32 KB of instruction and data caches		~		✓		~		
DSP enhanced ARCv2DSP ISA with 150+ DSP instructions and 32x32 MUL/MAC			~	✓	✓	~		~
Up to 8 registers for fast context switch	✓	~	✓	✓	✓	~		
Programmable watchdog timer	✓	~	✓	✓	✓	~	✓	~
32x32 MUL/MAC unit			~	✓	✓	~		~
XY memory					✓	~		
Power management interface/DVFS support	✓	~	✓	v	✓	~		
ECC on memories	✓	~	✓	✓	✓	~	✓	~
Enhanced Security Package	Opt		Opt					
Safety Enhancement Package (SEP) for use in ISO 26262 safety-compliant automotive applications	Opt	Opt	Opt	Opt			NA	NA
µDMA controller	Opt	Opt	Opt	Opt	Opt	Opt	Opt	Opt
CryptoPack (cryptographic software algorithm acceleration)	Opt	Opt	Opt	Opt	Opt	Opt		
FPU (single- and double-precision, IEEE754-2008 compliant)	Opt	Opt	Opt	Opt	Opt	Opt	Opt	Opt
Memory Protection Unit (MPU)	Opt	Opt	Opt	Opt	Opt	Opt	Opt	Opt
Real-Time Trace (RTT)	Opt	Opt	Opt	Opt	Opt	Opt	Opt	Opt
ARConnect (ARC EM multicore connect IP)	Opt	Opt	Opt	Opt	Opt	Opt		
Example Applications								

IoT, wearables, sensor processing and control, smart appliances, always-on sensors, SSDs, flash controllers, automotive safety systems (ISO 26262)

DesignWare Processor Families (continued)

ARC SEM Family - Security processors for Embedded vision embedded applications		
Key Features	SEM110	SEM120D
3-stage pipeline based on ARCv2 ISA	~	~
Up to 2 MB instruction and data closely coupled memory	✓	✓
Secure privilege mode orthogonal to kernel/user mode	✓	✓
Enhanced secure MPU with context ID for secure or normal operation	~	~
Up to 16 configurable protected regions and per region scrambling capability	✓	✓
Uniform instruction timing	~	~
Timing/power randomization	✓	~
In-line instruction scrambling	✓	✓
Data and instruction path integrity checking	✓	✓
Integrated watchdog timer	✓	~
Secure debug capability with user-defined challenge/response mechanism	~	~
DSP-enhanced ARCv2DSP ISA with 100+ DSP instructions and 32x32 MUL/MAC		✓
µDMA controller	Opt	Opt
CryptoPack (cryptographic software algorithm acceleration)	Opt	Opt
FPU (single- and double-precision, IEEE754-2008 compliant)	Opt	Opt
Example Applications		
In Tindustrial amort siting amort maters ambadded SIM bastbaars		

IoT industrial, smart cities, smart meters, embedded SIM, healthcare

EV Family - Fast, accurate object detection for embedded vision applications							
Key Features	EV52	EV54	EV61	EV62	EV64		
Convolutional Neural Network Object Detection Engine:	~	~	Opt	Opt	Opt		
MACs for vision processing	64	64	944	1008	1136		
DMA for fast, efficient frame data movement:	~	~	~	~	~		
Dual-core ARC HS RISC processor	¥			¥			
Quad-core ARC HS RISC processor		¥			¥		
512-bit wide vector DSP			¥	¥	¥		
L1 cache coherency:	¥	¥		~	~		
FPU (single-and double-precision IEEE754 compliant):	Opt	Opt	Opt	Opt	Opt		

Example Applications

Surveillance, automotive vision, gesture recognition, face detection and recognition, virtual reality, ADAS and SLAM

ARC AS200 Audio Family - Efficient single/dual core audio processors, optimized codecs		
Key Features	AS211SFX	AS221BD
5-stage pipeline	✓	✓
Dual MAC with 80-bit accumulator	✓	✓
AMBA AXI or BVCI interfaces	✓	✓
ARC-optimized audio codecs support Dolby, DTS, Microsoft, SRS technologies and more	✓	v
Dual-core configuration		~
Floating point extensions (single and double-precision, IEEE compliant)	Opt	Opt
Memory Protection Unit (MPU)	Opt	Opt
Real-Time Trace (RTT)	Opt	Opt
Example Applications		

Portable audio players, digital TVs, set-top boxes, sound bars, multi-channel HD, wireless headsets and speakers

About DesignWare IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired interface IP, wireless interface IP, security IP, embedded processors, and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys' IP Accelerated initiative offers IP Prototyping Kits, IP Virtual Development Kits and IP subsystems. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.

For more information on DesignWare IP, visit http://www. synopsys.com/designware. Follow us on Twitter at http:// twitter.com/designware_ip.



Synopsys, Inc. • 690 East Middlefield Road • Mountain View, CA 94043 • www.synopsys.com

©2017 Synopsys, Inc. All rights reserved. Synopsys is a trademark of Synopsys, Inc. in the United States and other countries. A list of Synopsys trademarks is available at http://www.synopsys.com/copyright.html. All other names mentioned herein are trademarks or registered trademarks of their respective owners. 02/17.PS.C7858.