

FEATURES

- High-speed access time: 20,25, 35ns
- Low Active Power: 85mW (typical)
- Low stand-by power: 7mW (typical)
- CMOS standby
- Single power supply
- V_{dd} 3.0V to 3.6V
- Fully static operation:no clock or refresh required
- Three state outputs
- Extended temperature support

Description


The TTS512WV8 is very high-speed, low power, 524,288-word by 8 bit CMOS static RAMs.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels. The TTS512WV operates from single power supply.


The TTS512WV is available in 36-pin SOJ, Ceramic LCC and DIP (ceramic or plastic) packages.

PIN DESCRIPTIONS

A0-A18	Address Inputs
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
\overline{WE}	Write Enable Input
I/O0-I/O7	Bidirectional Ports
V _{DD}	Power
GND	Ground
NC	No Connection



Function Block Diagram



Pin Configuration

DC OPERATING CONDITIONS

$$V_{DD} = 3.3V \pm 0.3V$$

Parameter	Symbol	Conditions	Min.	Max.	Units
Output HIGH Voltage	V_{OH}	$V_{DD} = \text{Min}, I_{OH} = -4.0\text{mA}$	2.4		V
Output LOW Voltage	V_{OL}	$V_{DD} = \text{Min}, I_{OH} = 8.0\text{mA}$	1.7	0.4	V
Input HIGH Voltage	V_{IH}		2	$V_{DD} + 0.3$	V
Input LOW Voltage ¹	V_{IL}		-0.3	0.8	V
Input Leakage	I_{IL}	GND VIN VDD	-1	1	A
Output Leakage	I_{LO}	GND VIN VDD, Outputs Disabled	-1	1	A

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min.	Units
Terminal Voltage with Respect to GND	V_{TERM}	-0.5 to $V_{DD} + 0.5$	V
VDD Relates to GND	V_{DD}	-0.3 to 4.0	V
Storage Temperature	T_{STG}	-65 to +150	C
Power Dissipation	P_T	1.0	W

INPUT/OUTPUT CAPACITANCE

$$(T_A = 25\text{ C}, f = 1\text{ MHz}, V_{DD} = 3.3V)$$

Parameter	Symbol	Conditions	Max.	Units
Input Capacitance	C_{IN}	$V_{IN} = 0V$	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{OUT} = 0V$	8	pF

1. $V_{IL}(\text{min}) = -0.3V\text{ DC}$; $V_{IL}(\text{min}) = -2.0V\text{ AC}$ (pulse width < 10 ns). Not 100% tested

2. $V_{IH}(\text{min}) = V_{DD} + 0.3V\text{ DC}$; $V_{IH}(\text{min}) = V_{DD} + 2.0V\text{ AC}$ (pulse width < 10 ns). Not 100% tested

TRUTH TABLE

Mode	WE	CE	OE	I/O Operation	VDD Current
Not Selected (Power-down)	X	H	X	High-Z	I_{SB1}, I_{SB2}
Output Disabled	H	L	H	High-Z	I_{CC}
Read	H	L	L	D_{OUT}	I_{CC}
Write	L	L	X	D_{IN}	I_{CC}

OPERATING RANGE (V_{DD})

($T_A = 25\text{ C}$, $f = 1\text{ MHz}$, $V_{DD} = 3.3\text{V}$)

Range	Ambient Temperature	V_{DD}
Extended	-55C to +125C	3.0-3.6V

POWER SUPPLY CHARACTERISTICS¹

Parameter	Symbol	Conditions	-20		-25		-35		Units	
			Min	Max	Min	Max	Min	Max		
V_{DD} Dynamic Operating Supply Current	I_{CC}	$V_{DD} = \text{Max}$ $I_{OUT} = 0\text{ mA}$, $f = f_{MAX}$	Mil Ext typ ²	— — 45	65 90	— — 90	65 90	— — 80	mA	
Operating Supply Current	I_{CC1}	$V_{DD} = \text{Max}$ $I_{OUT} = 0\text{ mA}$, $f = 0$	Mil Ext	— —	60 90	— —	60 90	— —	40 55	mA
TTL Standby Current	I_{SB1}	$V_{DD} = \text{Max}$ $V_{IN} = V_{IH}$ or V_{IL} $\overline{CE} = V_{IH}$, $f = 0$	Mil Ext	— —	30 50	— —	30 50	— —	20 35	mA
CMOS Standby Current	I_{SB2}	$V_{DD} = \text{Max}$ $\overline{CE} = V_{DD} - 0.2\text{V}$ $V_{IN} = V_{DD} - 0.2\text{V}$ or $V_{IN} = 0.2\text{V}$, $f = 0$	Mil Ext Typ ²	— — 10	20 35	— —	20 35	— —	20 30	mA

- At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, $f = 0$ means no input lines change
- Typical values are measured at $V_{DD} = 3.0\text{V}$, $T_A = 25\text{ C}$ and not 100% tested.

AC TEST CONDITIONS

Parameter	Unit 3.0V-3.6V
Input Pulse Level	0V to 3V
Input Rise and Fall Times	1V/ns
Input and Output Timing and Reference Level (V_{REF})	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1.






Figure 2.

READ CYCLE SWITCHING CHARACTERISTICS¹

Parameter	Symbol	-20		-25		-35		Units
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	20	—	25	—	35	—	ns
Address Access Time	t_{AA}	—	20	—	25	—	35	ns
Output Hold Time	t_{OHA}	2.5	—	4	—	4	—	ns
\overline{CE} Access Time	t_{ACE}	—	20	—	25	—	35	ns
\overline{OE} Access Time	t_{DOE}	—	8	—	12	—	15	ns
\overline{OE} to High-Z Output	t_{HZOE}^2	0	8	—	8	—	10	ns
\overline{OE} to Low-Z Output	t_{LZOE}^2	0	—	0	—	0	—	ns
\overline{CE} to High-Z Output	t_{HZCE}^2	0	8	0	8	0	10	ns
\overline{CE} to Low-Z Output	t_{LZCE}^2	3	—	10	—	10	—	ns
Power Up Time	t_{PU}	0	—	0	—	0	—	ns
Power Down Time	t_{PD}	—	20	—	25	—	35	ns

1. Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input levels of 0.4V to $V_{DD}-0.3V$ and output loading specified in Figure 1a.

2. Tested with load in Figure 1b. Transition is measured 500mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS**READ CYCLE NO. 1^(1,2)** (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$)**READ CYCLE NO. 2^(1,3)** (\overline{CE} and \overline{OE} Controlled)**Notes:**

1. \overline{WE} is HIGH for a Read Cycle.
2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
3. Address is valid prior to or coincident with \overline{CE} LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS ^{1,2}								
Parameter	Symbol	-20		-25		-35		Units
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{WC}	20	—	25	—	35	—	ns
\overline{CE} to Write End	t_{SCE}	12	—	18	—	25	—	ns
Address Setup Time to Write End	t_{AW}	12	—	15	—	25	—	ns
Address Hold from Write End	t_{HA}	0	—	0	—	0	—	ns
Address Setup Time	t_{SA}	0	—	0	—	0	—	ns
WE Pulse Width (OE = High)	t_{PWE}^1	12	—	18	—	30	—	ns
\overline{WE} Pulse Width (OE=Low)	t_{PWE}^2	17	—	20	—	30	—	ns
Data Setup to Write End	t_{SD}	9	—	12	—	15	—	ns
Data Hold from Write End	t_{HD}	0	—	0	—	0	—	ns
WE LOW to High-Z Output	t_{HZWE}^3	0	9	0	12	0	20	ns
WE HIGH to LOW-Z Output	t_{LZWE}^3	3	20	5	—	5	—	ns

1. Test conditions TTS512WV8 assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to $V_{DD}-0.3$ and output loading specified in Figure 1a.

2. Tested with load in Figure 1b. Transition is measured 500mV from steady-state voltage. Not 100% tested.


3. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates and write.

AC WAVEFORMS

WRITE CYCLE NO. 1^(1,2) (\overline{CE} Controlled, \overline{OE} = HIGH or LOW)WRITE CYCLE NO. 2^(1,2) (\overline{WE} Controlled: \overline{OE} is HIGH During Write Cycle)

Notes:


1. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if $\overline{OE} > V_{IH}$.

WRITE CYCLE NO. 3 (\overline{WE} Controlled: \overline{OE} is LOW During Write Cycle)

Data Retention Switching Characteristics

Parameter	Symbol	Test Condition	Options	Min	Typ ¹	Max	Units
V_{DD} for Data Retention	V_{DR}	See Data Retention Waveform		2.0	—	3.6	V
Data Retention Current	I_{DR}	$V_{DD} = 2.0V$, $\overline{CE} = V_{DD} - 0.2V$	Mil. Ext.	— —	2 —	15 20	mA
Read Retention Setup Time	t_{SDR}	See Data Retention Waveform		0	—	—	ns
Recovery Time	t_{RDR}	See Data Retention Waveform		t_{RC}	—	—	ns

DATA RETENTION WAVEFORM (\overline{CE} Controlled)



1. Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25^\circ C$ and not 100% tested.




Figure 1: 36 Ld LCC Package




Figure 2: 36 Ld SOJ




Figure 3: 36 Ld Plastic DIP




Figure 4: 36 Ld Ceramic DIP




Figure 5: Ordering Information