

PL-80150 Networking Appliance User's Manual Version 1.2

2U Rackmount Dual Inte I[®] Sandy Bridge-EP / Ivy Bridge-EP E5-26 600 Series Processor and C604 PCH Network System, 8 PCIe x8 supports LAN expansion modules, IPMI, 2 USB , 1 SATA HDD , 2 GbE, CF, 1 PCIe x8 slot, redundant PSU



	Revision History		
Date	Version	Modification	Editor
20113/08/07	1.0	First Release	Denny Huang
20113/08/17	1.2	Fixed one error to Operation for R287 screen information & System Screen supporting definition	Denny Huang

© Copyright 2013. All Rights Reserved.

This document contains proprietary information protected by copyright. All rights are reserved; no part of this manual may be reproduced, copied, translated or transmitted in any form or by any means without prior written permission of the manufacturer.

The content off this document is intended to be accurate and reliable; the original manufacturer assumes no responsibility for any inaccuracies that may be contained in this manual . The original manufacturer reserves the right to make improvements to the pro ducts described in this manual at any time without prior notice.

Trademarks

IBM, EGA, VGAA, XT/AT, OOS/2 and PSS/2 are registered trademarks off International Business Machine Corporation, Award is a trademark of Award Software International, Intel is a trademark of Intel is a trademark of Realtek VIAA is a trademark of VIA Technologies, Inc Microsoft, Windows, Windows NT and MS-DOSS are either trademarks or registered trademarks of Microsoft Corporation All other product names mentioned herein are used for identification purpose only and may be trademarks and/or registered trademarks of their respective companies

Limitation of Liability

While reasonable efforts have been made to ensure the accuracy of this document, the manufacturer and distributor assume no liability resulting from errors or omissions in this document, or from the use off the information contained herein. For more information on PL-80150 or other WIN products, please visit our website http://www.win-enterprises.com For technical support please send your inquiries to sales@win-ent.com.

Contents

Chapter 11. General Information

- 1.1 Introduction
- 1.2 Specifications
- 1.3 Ordering Information
- 1.4 Packaging
- 1.5 Precautions
- 1.6 System Layout
- 1.7 Dimensions

Chapter 22. Connector/Jumper Configuration

- 2.11 MB-80150 (SBC) Connector/Jumper Location and Definition
- 2.22 R285 Connector/Jumper Location and Definition
- 2.33 R286 Connector/Jumper Location and Definition
- 2.44 R287 Connector/Jumper Location and Definition

Chapter 33. Optional LAN Module and Add-on card

- 3.1 R287: IPMI card with VGAA support
- 3.2 R288: Ethernet module with eight GbE SFP
- 3.3 R289: Ethernet module with eight GbE Copper
- 3.4 R290: Ethernet module with two 10GbE SFPP+

3.5 R286: Front I/O Module

Chapter 4. BIOS Setup

- 4.1 Quick Setup
- 4.2 Entering the CMOS Setup
- 4.3 Menu Options
- 4.4 Advanced Menu
- 4.5 Chipset Server
- 4.6 Boot Security
- 4.7 Save & Exit

- 5.11 Operation System Support
- 5.22 System Driver Installation
- 5.33 LAN Driver Installation

Appendix

Appendix A: Linux / DOS Sample Code Appendix B: Cable Development Kit

1.11 Introduction

The PL-801500, an Intel® Sandy Bridge-EP / Ivy Bridge-EP Xeon processor-based platform, was developed for maximum performance, scalability and functionality in a 2U network service appliance. Two Intel® QuickPath Interconnects running up to 8.0GT/ss speeds which can combine with h Intel® Xeon® E5-2600 series processor (Socket RR) in their respective two sockets can reduce cross-socket memory I/OO latencies and increase throughput. Two E 5-2600 series processor with up to 10 cores, 20MBB cache an d latest PCIe 3.0 interface which provide a total of 80 PCIe lanes up to 8Gbps per lane. Each CPU socket supports 4 DDRR3 channels with speeds up to 16600/1866 MHz and maximum capacity up too128 GB of ECC memory when using the latest LR DDIMM technology. The Intel® C6004 chipset supports standard platform I/O and highest speed mass storage which supports one 33.5" SATA hard disks or solid state drives. The SCB-96550 platform can offer different types of expansion module; such as 10Gigabit SFP+, Gigabit copper with by-pass function and Gigabit fiber ports. Tithe max capacity can provide 644 ports.

Processor System	CPU	Supports Quad Intel® Sandy Bridge-EP/Ivy Bridge-EP E5-2600 series, LGA 2011
	Chipset	Intel® Patsburg C604 PCH
	QPI	QPI up to 8GT/s
	BIOS	AMI® 64Mbit BIOS
Memory	Technology	Total 8 DIMMs (Four channels per CPU, one DIMM per channel, four DIMMs per CPU) 1. ECC/Registered DDR3 1600/1866 MHz memory, up to 16 GB per DIMM 2. LRDIMM: DDR3 1600 MHz, up to 16GB per DIMM
	Capacity	ECC UDIMM/RDIMM: up to 128GB LR-DIMM: up to 128GB

1.22 Specifications

	· - ·	
Expansion	Expansion	1. One SO-DIMM slot IPMI card
	Slots	with VGA support
		2. One PCIe x8 slots in PCIe x16
		slot
		3. 8 x PCIe x8 connector for
		expansion LAN module
Ethernet	Ethernet	R288: 8 x SFP GbE ports, Intel
	Modules	82580EB
	(Optional)	R289: 8 x RJ45 GbE ports with two
		pairs bypass, Intel 82580EB
		R290: 2 x 10GbE SFP+ ports, Intel
		82599ES
		R293: 2 x 10GbE RJ45 ports, Intel
		X540-BT2
Hardware	Crypto-	Optional: Cavium CN3530 module
Acceleration	graphics	
Modules		
Storage	SATA HDD	One 3.5" SATA HDD
	RAID	Supports software, RAID 0,1,5,10
	CompactFlash	One CompactFlash Type I/II
Front Panel	USB Port	Two external USB 2.0
Accessible	Console Port	One Rj45 console port (COM1,
I/O		RS232)
	Management	One GbE port, Intel 82574L
	Port	One IPMI port support
	Display Port	One VGA pin header R287 needs
		plug in R286 (optional)
Power Supply	Watt	2U 810W ATX redundant power
		supply
Mechanical	Form Factor	2U rackmount appliance
and	LCD Module	One 16 x 2 LCD display
Environmental	Keypad	Four-button keypad
	LEDs	One Power LED (Green)
		One HDD LED (Yellow)
		One Status LED (Green/Yellow via
		programmable GPIO)
	Dimensions	430mm (W) x 626mm (D) x 88mm
		(H); 16.9" W x 24.6" D x 3.4" H
	Operating	0° ~ 40°C (32° ~ 104°F)
	Temperature	
	<u> </u>	
	Storage	-20° ~ 75°C (-4° ~ 167°F)
	Temperature	
	Humidity	10 ~ 85% relative humidity,
		non-operating, non-condensing
Weight	1 pc/CTN, 20 k	(gs
Certifications	CE/FCC	
Ordering Inform	nation	

PL-80150	2U rackmount dual Intel Sandy Bridge-EP / Ivy Bridge-EP Xeon ES-2600 Series processor and C604 PCH Network System, 8X PCIe x8 expansion LAN module, 2 USB, 1 SATA HDD, 2 GbE, CF, 1 PCIe x8 slot
R287A	IPMI card with VGA support
R288A	Expansion module with 8 SFP, Intel 82580EB
R289A	Expansion module with RK45 GbE ports, Intel 82580EB
R290A	Expansion module with 2 SFP+ 10 GbE ports, Intel 82599ES
R293A	Expansion module with 2 RJ45 10GbE ports, Intel x540-BT2
DK002	Cable Expansion Kit
	CB-CO5204-00 cross over 2M
	CB-DB9200-01 null modem cable 2M
	CB-EC5200-00 Ethernet Cat. 5 cable 2M
	CB-IPS200-00 KBMS cable, 15cm
	CB-IUS2B-00USB cable, 25cm
	CB-IVGA-00 VGA cable, 20cm
	CB-RJDB91-00 RJ-45 to DB-9 cable 2M

1.44 Packaging

Please make sure that the following items have been included in the package before installation.

- 1 PL-80150 Appliance
- 2 Cables (Optional)
- 3 CD-ROM that contains the following folders:
 - Manual
 - System Driver
 - Utility Tools

If any of the above items are missing or damaged, please contact your dealer or retailer from whom you purchased the PL-80150. Keep the box and carton when you probably ship or store PL-80150 in near future. After you unpack the goods, inspect and make sure the packaging is intact. Do not plug the power adapter to the appliance of PL-80150 if you already find it appears damaged.

Note: Keep the PL-80150 in the original packaging until you start installation.

1.55 Precautions

Please make sure you properly ground yourself before handling the PL-80150 appliance or other system components. Electrostatic discharge can be easily damage the PL-80150 appliance.


Do not remove the anti-static packing until you are ready to install the PL-80150 appliance.

Ground yourself before removing any system component from its protective anti-static packaging. To ground yourself, grasp the expansion slot covers or other unpainted parts of the computer chassis.


Handle the PL-80150 appliance by its edges and avoid touching the components on it.

1.6 System Layout


Front Panel Features




Rear panel features




1.7 Dimensions





2.11 MB-80150 SBC Connector/Jumper Locations and Definitions



Connector/Jumper Locations & Definitions

Connector	Definitions	
FAN, FAN3, FAN5, FAN7, FAN9	Smart Fan connector for Hot-swappable FAN	
FAN2, FAN4, FAN6, FAN8, FAN11	4 pin Smart FAN Connector	
FAN 10	FAN connector	
CN1	ATX switch pin header	
CN2	PCI-Ex16 slot (x8 signal)	

CN3-8	QPI & PCI-E BUS	
CN9	CPU0 Smart FAN	
CN10	CPU1 Smart FAN	
CN11, CN12	+12V connector	
SW1,2	CPU I D Switch	


FAN1 · FAN3 · FAN5 · FAN7 · FAN9: Smart FAN connector for Hot-swappable FAN module


Pin	Definitions	
1	GND	
2	Speed Detect2	
3	++12V	
4	N/A	
5	Speed Detect1	
6	N/A	
7	Speed Control	

FAN2, FAN4, FAN6, FAN8, FAN11: 4 pin Smart FAN Connector


Pin	Define	
11	GND	
22	+12V	
33	Speed Detect	
44	Control	

FAN 10: FAN connector






CN9-10 CPU SMART FFAN



SW1, SW2: CPU ID



2.22 R285 Connector/Jumper Location and Definition



Connector/Jumper Locations & Definitions

Connector	Definitions	
FAN1	FAN connector	
CN1,2	SATA POWER connector	
CN3,4,7,8	CPU0 PCI-E connector	
CN5,6,9,10	CPU1 PCI-E connector	
CN11	DMMI & CPLD BUS For R2 86	
CN12	+5V/+3.3V connector For RR286	
CN13	ATX I2C p pin header	
CCN14, 15, 16	+12V input (8Pin)	
CN18-233	CPPU0/1 QPI & PCI-E BUS	
CN24	+12V output for CPU1	
CN25	+12V output for CPU0	

FAN 1: FAN connector CN11-2 SATA power connector

	123 000
Pin	Define

1	GND


2	+12V
3	Speed Detect

Pin	Define
1	+12V
2	GND
3	GND
4	+5V

CN13 ATX I 2C pin header put (8Pin)


Pin	Define
1	SMBCLK
2	SMBDATA
3	PPCH_GP31
4	N/A
5	N/A

CN 14, 15, 16 +12V input (8Pin)



Pin	Define	Pin	Definitions
1	Ground	5	+12V
2	Ground	6	+12V
3	Ground	7	+12V
4	Ground	8	+12V

2.3 R286 Connector/Jumper Locations and Definitions



Connector/Jumper Locations & Definitions

Connector	Definitions		
FAN 1-2	FAN connector		
CN1	++5V/+3.3V power input		
CN25	SATA connector		
CN6	DMI & CPLD BUS		
CN7	JTAG		
CN8	GPO pin header		
CN9	SPI programming		
CN10	VGA pin header		

CN11	LPC pin Header		
CN12	RESET pin header		
CN13	Case open pin header		
CN14	GPI pin header		
CN15	COM2 box header		
CN16	Keypad pin header		
CN17	LCM pin header		
CN18	PS2 KB/MS pin header		
CN19	Giga LAN RJ45 connector *2port		
CN2021	USB1/2 connector		
CN22	COM1 RJ455 connector		
SW1	Clear CMOS		
SW2	Watchdog function		
SW3	ATX Switch function		
DIMM1	IPMI connector		
CF1	CF connector		

FAN 1-2: FAN connector

Pin	Definitions
1	GND
2	GND +12V

CN2-5 SATA connector

	pin	Definitions
	1	Ground
	2	ТХР
	3	TXNN
00 00	4	Ground
0 0 0	5	RXNN
	6	RXP
	7	Ground



Pin	Definitions	Definitions		
1	ТСК	2	GND	
3	TDO	4	+3.3V AUX	
5	TMS	6	N/A	
7	N/A	8	N/A	
9	TDI	10	GND	

CN8 GPO pin header



		Pin	Definitions
1	GPIO20#	2	+3.3V_PU
3	GPIO21#	4	+3.3V_PU
5	GPIO22#	6	+3.3V_PU
7	GPIO23#	8	+3.3V_PU
9	GND	10	+3.3V


CN9 SPI programming

Pin	Definitions	Pin	Definitions		
Pin 1	Definitions +3.3V	Pin 2	Definitions Ground		
1	+3.3V	2	Ground		

CN10 VGA pin header

			15 1
Pin	Define	Pin	Define
1	RED	2	GREEN
3	BLUE	4	N/A
5	GND	6	GND
7	GND	8	GND
9	+5V	10	GND
11	N/A	12	SDA
13	HSYNC	14	VSYNC
15	SCL	16	N/A

			$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
Pin	Definitions	Pin	Definitions
1	+3.3V	2	
1	+J.JV	2	AD 0
3	AD 1	4	AD 0 AD 2
3	AD 1	4	AD 2
3 5	AD 1 AD 3	4	AD 2 Frame#





	12
Pin	Definitions
1	Ground

		\bigcirc 1 \bigcirc 2 \bigcirc 3 \bigcirc 4 \bigcirc 5
Pin	Define	
1	GPI0	
2	GPI1	
3	GPI2	
4	GPI3	
5	GND	

CN14 : GPI pin header CN15 : COM2 box header


CN15: COM2 Box Header

			1 0 0 6 2 0 0 7 3 0 0 8 4 0 0 9 5 0 0 10
Pin	Definition	Pin	Definition
1	DCD#	6	DSR#
2	RXD#	7	RTS#
3	TXD#	8	CTS#
4	DTR#	9	RRI#2
5	Ground	10	N/A

CN16 Keypad pin header CN17 LCM pin header

	Anterio e C
Pin	Definitions

1	ACK##
2	BUSY
3	PE
4	SLCT
5	Ground




Pin	Definitions	Pin	Definitions
1	+5V	2	Ground
3	AFD#	4	N/A
5	INIT#	6	SLIN#
7	PD1	8	PD0
9	PD3	10	PD2
11	PD5	12	PD4
13	PD7	14	PD6
15	BLN	16	BLP

CN18 PS2 KB/MS pin header

		$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
Pin	Definitions	Pin	Define
1	KCLK	2	MCLK

3	KDAT	4	MDAT
5	N/A	6	N/A
7	PS2_GND	8	PS2_GND
9	PS2_VCC	10	PS2_VCC

CN19 Giga LAN RJ45 connector *2 port



LED:

D2 : Link/Activity LED		
Link	Green	
Activity	Blinking	
D1 : Bi-Color Speed LED		
10 Mbps	Off	
100 Mbps	Yellow	
1000Mbps	Green	

CN20-21 USB connector

Pin	Definitions
1	+5V_USB
2	USBDT0-
3	USBDT0+
4	Ground

CN22 COM11 RJ45 connector

Pin	Definitions
1	CTS#_RTS#
2	DTR#
3	TXD#
4	GND
5	GND
6	RXD#
Ŭ	1010 //
7	DSR#

DIMM1 IPMI connector



Pin	Definitions	Pin	Define
5	PCIE_SSB_RXN0	4	LAD0
7	PCIE_SSB_RXP0	6	LAD1
15	PCIE_SSB_TXN0	16	LAD2
17	PCIE_SSB_TXP0	18	LAD3
21	CLK_100M_VGA_DPP	22	CLK_33M_IPMI
23	CLK_100 M_VGA_DNN	24	LFRAME#
33	USBTF_PP2	30	PCIE_RESET#
35	USBTF_PN2	34	USB_TF_PP33
39	DACBO	36	USB_TF_PN33
45	DDCDAT	40	NCSI_RXD00
47	DDCCLK	42	NNSI_RXD11
51	DACGO	46	NCSI_CRS
57	DACRO	50	NCSI_TXD00
67	VSYNC	52	NCSI_TXD1
69	HSYNC	56	NCSI_TXEN
129	PCIE_SSB_RXN1	164	WAKE#
131	PCIE_SSB_RXP1	166	IRQ_SERIALL
141	PCIE_SSB_TXN1	174	PCH_GP6_PUU
1433	PCIE_SSB_TXP1	176	PCH_GP7_PUU
147	PCIE_SSB_RXN2	180	PANSWIN#
149	PCIE_SSB_RXP2	182	-RST_SW
157	PCIE_SSB_TXN2	192	PCC_GP1_PUU
159	PCIE_SSB_TXP2	194	PCH_PWROKK
163	PCIE_SSB_RXN3		
165	PCIE_SSB_RXP3		
175	PCIE_SSB_TXN3		
177	PCIE_SSB_TXP3		
181	SATAH DR_TXP5		

1833	SATAHDR_TXN5		
------	--------------	--	--

1911	SATAHDR_RXN5	
1933	SATAHDR_RXP5	


[V3P3_AUX] : PIN.75,76,81,82,87,88,93,94,99,100 [V5P0_AUX] : PIN.105,106,111,112,117,118,123,124 [GNND]PIN.2,3,,8,9,13,14,,19,20,25,26,31,32,37,38,43,44,48,49,54,5 5,60,61,65,66,71,72,127,128,133,134,138,139, 144,145,150,151,155,156,161,162, 167,168,172,173,178,179,184,185,189,190,195,196

SW1: Clear CMOS

Pin	Setting
B-A	Normal(Default)
B-C	Clear CMOS


SW2: Watchdog function on SW3: ATX switch function

Pin	Setting	
B-A	LAN Bypass	
B-C	Reset (Default)	



B-A	Auto power on	
B-C	By power button	

2.44 R287 Connector/Jumper Locations and Definitions



Connectors/Jumper Locations & Definitions

Connector	Define
CN1	SPI pin header for Debug
CN2	COM3 pin header

CN11 SPI pin header

Connector	Definition
1	GND
2	TXD#
3	RXD#

CN2: COM3 pin header for Debug


PIN	Define	Pin	Define
1	3.3	2	Ground
3	CS#	4	SCLK
5	MISO	6	MOSI

7	N/A	8	IO


Chapter 3. Optional LAN Module & Add-on Card

Settings

The PL-80150 can offer various GbE and 10GbE module combinations to match various applications and market demands.




3.1 R287: IPMI card with VGA support



3.22 R288: Ethernet module with eight GbE SFP


R2888A is an eight GbE fiber module. The FCI Airmax connector must be connected with CN3 (or CN4, CN7, CN8, CN5, CN6, CN9, CN10) proprietary connector of the middle plane (R285A).






3.3 R289: Ethernet module with eight GbE Copper

R2889A is an eight GbE Copper module. The FCI Airmax connector must be connected with CN3 (or CN4, CN7, CN8, CN5, CN6, CN9, CN10) proprietary connector of the middle plane (R285A) .






3.4 R290: Ethernet module with two 10GbE SFP+

R290A is a two 10GbE SFFP+ module. The FCI Airmax must be connected with CN3 (or CN4, CN7, CN8, CN5, CN6, CN9, CN10) proprietary connector of the middle plane (R285A.



3.55 R286A: Front I/O module

R286A is a front I/O module with Power/HDD/Status LEDs, Dual USB 2.0 port, one RJ45 console port (COM1, RS-232), two GbE port and designed reserved one VGA pin header for Option. The FCI Airmax must be connected with CN111 proprietary connector of the middle plane (R285A).





Chapter 4. BIOS Setup

The ROM chip of your R286A board is configured with a customized Basic Input/Output System (BIOS) from AMI BIOS. The BIOS is a set of permanently recorded program routines that give the system its fundamental operational characteristics. It also tests the computer and determines how the computer reacts to instructions that are part of programs.

The BIOS is made up of code and programs that provide t he device-level control for the major I/O devices in the system. It contains a set of routines (called POST, for Power-On Self Test) that check out the system when you turn it on. The BIOS also includes BIOS setup program, so no disk-based setup program is required CMOS RAM stores information for:

- U Date and time
- U Memory capacity of the appliance
- U Type of display adapter installed
- U Number and type of disk drives

The CMOS memory is maintained by battery installed on the MB-80150 board. By using the battery, all memory in CMOS can be retained when the system power switch is turned off. The system BIOS also supports easy reload of the CMOS data when you replace the battery or battery loses power.

4.1 Quick Setup

In most cases, you can quickly configure the system by choosing the following main menu options:

1 Choose "Exit" \rightarrow "Load Optimal Defaults" from the main menu. This loads the setup default values from the BIOS Features Setup and Chipset Features Setup screens.

2 Choose "Main" & "Advanced" from the main menu. This option lets you configure the date and time, hard disk type, floppy disk drive type, primary display and more.

3 In the main menu, press F4 ("Save and Exit") to save your changes and reboot the system.

4.2 Entering the BIOS Setup Utility

Use the BIOS setup program to modify the system parameters to reflect the options installed in your system and to customize your system. For example, you should run the Setup program after you:

- U Received an error code at startup
- U Install another disk drive
- U Use your system after not having used it for a long time
- U Find the original setup missing
- U Replace the battery
- U Change to a different type of CPU
- U Run the AMI Flash program to update the system BIOS

Run the BIOS setup program after you turn on the system. On-screen instructions explain how to use the program.

Û

Enter the BIOS setup program's main menu as follows:

1. Turn on or reboot the system. After the BIOS performs a series of diagnostic checks, the following message appears: "Press DEL to enter SETUP""

BIOS Information		Set the Date. Use Tab to
BIOS Vendor	American Megatrends	switch between Date elements.
Core Version	4.6.5.3 UEFI 2.3; PI 1.2	
Compliancy Project Version	S965N00C	
Build Date and Time	07/26/2013 10:15:52	
build bate and fille	0//20/2013 10:13:32	
Memory Information		
Total Memory	131072 MB (DDR3)	
System Date	[Mon 07/29/2013]	
System Time	[05:43:28]	
Access Level	Administrator	++: Select Screen
HUCESS LEVEL	Huministrator	fl: Select Item
		Enter: Select
		+/-: Change Opt.
		F1: General Help
		F2: Previous Values
		F3: Optimized Defaults
		F4: Save & Exit
		ESC: Exit

2. Press the key to enter BIOS setup utility. The main menu appears:

3. Choose a setup option with the arrow keys and press

<Enter>. See the following sections for a brief description off

each setup option. BIOS Information: Displays the BIOS

related information. Memory Information: Displays the

total memory size.

System Language: Change the language display in BIOS setup utility.

System Date [Day mm/dd/yyyy]: This item allows you to set the

system date.

System Time: [hour:min :sec]:

This item allows you to set the system time.

In the main menu, press F4 ("Save and Exit") to save your changes and reboot the

system. Press F3 ("Optimized Defaults") to load the Optimal default configuration values of the menu. Pressing <ESCC> anywhere in the program returns you too the main menu.

4.3 Menu Options

The main menu options of the BIOS setup program are described in the following

and the following sections of this chapter.

Main: For changing the basic system configurations.

Advanced: For changing the advanced system settings.

Chipset: For customize the Intel chipset function

Server Mgmt: For changing the Server Mgmt settings

Boot: For changing the system boot configurations.

Security: For setting User and Supervisor Passwords.

Save & Exit: For selecting the exit options and loading default settings.

4.4 Advanced Menu

Û

The Advanced menu items allow you to change the settings for the CPU and other system devices.

Use the Advanced Setup option as follows:

Choose "Advanced" from the main menu. The following screen appears:

Main Advanced Chipset Server Mgmt	
PCI Subsystem Settings CPU Configuration SATA Configuration USB Configuration Platform Function Super IO Configuration W83627DHG H/W Monitor Serial Port Console Redirection	PCI, PCI-X and PCI Express Settings.
	++: Select Screen †↓: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit

1Use the arrow keys to move between fields. Modify the selected field usingthe PgUP/PgDN/+/- keys. Some fields let you enter numeric values directly.2After you have finished with the Advanced Setup, press the << > or < >> keyto switch to other setup menu or press <F4> key to save setting.

4. 4.1 PCI Subsystem Settings

PCI Bus Driver Versio	V 2.05.02	Enables or Disables 64bit capable Devices
PCI 64bit Resources Han	dling	to be Decoded in Above
Above 4G Decoding	[Disabled]	4G Address Space (Only if System Supports 64
Maximum Payload	[Auto]	bit PCI Decoding).
Maximum Read Request	[Auto]	
Unpopulated Links	[Keep Link ON]	
PCI Express GEN 2 Setti	ngs	<pre>**: Select Screen f1: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit</pre>

Above 4G Decoding

Enables or Disables 64bit capable Devices too be decoded in Above 4G Address Space (Only if System Supports 64 bit PCI Decoding).

Maximum Payload

Set Maximum Payload off PCI Express Device or allow S system BIOS to select the value.

Maximum Read Request

Set Maximum Read Request Size of PCI Express Device or allow System BIOOS to select the value.

Unpopulated Links

In order to save power, software will disable unpopulated PCI Express links, if this option set to 'Disable Lin k'.

4.4.2 PCI Express GEN 2 Settings

PCI, PCI-X and PCI Express Settings.

PCI Express GEN2 Device Register	Settings	In device Functions that
Completion Timeout	[Default]	support Completion Timeout
ARI Forwarding	[Disabled]	programmability, allows syste
AtomicOp Requester Enable	[Disabled]	software to modify the
AtomicOp Egress Blocking	[Disabled]	Completion Timeout value.
IDO Request Enable	[Disabled]	'Default' 50us to 50ms. If
IDO Completion Enable	[Disabled]	'Shorter' is selected,
LTR Mechanism Enable	[Disabled]	software will use shorter
End-End TLP Prefix Blocking	[Disabled]	timeout ranges supported by hardware. If 'Longer' is
PCI Express GEN2 Link Register Se	ettings	selected, software will use
Target Link Speed	[Auto]	
Clock Power Management	[Disabled]	
Compliance SOS	[Disabled]	++: Select Screen
Hardware Autonomous Width	[Enabled]	↑↓: Select Item
Hardware Autonomous Speed	[Enabled]	Enter: Select
		+/-: Change Opt.
		F1: General Help
		F2: Previous Values
		F3: Optimized Defaults
		F4: Save & Exit
		ESC: Exit

4.4.2.1 PCI Express GEN2 Device Register Settings

Completion Timeout

In device Functions that support Completion Timeout programmability, allows system software to modify the Completion Timeout value. 'Default' 50us to 50mms. If 'Shorter' is selected, software will use shorter timeout ranges supported by hardware. If 'Longer' is selected, software will use longer timeout ranges.

ARI Forwarding

If supported by hardware and set to 'Enabled', the Downstream Port disable its traditional Device Number field being 0 enforcement when turning a Type1 Configuration Request into a Type0 Configuration Request, permitting access to Extended Functions in an ARI Device immediately below the Port. Default value: Disabled

AtomicOp Requester Enable

If supported by hardware and set to 'Enabled', this function initiates AtomicOp Requests only if Bus Master Enable bit is in the Command Register Set.

AtomicOp Egress Blocking

If supported by hardware and set to 'Enabled', outbound AtomicOp Requests via Egress Ports will be blocked.

IDO Request Enable

If supported by hardware and set too 'Enabled', this permits setting the number of ID-Based Ordering (IDO)) bit (Attribute[2]) requests to be initiated.

IDO Completion Enable

If supported by hardware and set too 'Enabled', this permits setting the number of ID-Based Ordering (IDO)) bit (Attribute[2]) requests to be initiated.

LTRR Mechanism Enable

If supported by hardware and set too 'Enabled', this enables the Latency Tolerance Reporting (LTRR) Mechanism.

End-End TLP Prefix Blocking

If supported by hardware and set too 'Enabled', this function will block forwarding of TLPs containing End-End TLP Prefixes.

4.4.2.2 PCI Express GEN2 Link Register Settings

Target Link Speed

If supported by hardware and set too 'Force to 22.5 GT/s' for Downstream Ports, this sets an upper limit on Link operational speed by restricting the values advertised by the Upstream component in its training sequences. When 'Auto' is selected HW initialized data will be used.

Clock Power Management

If supported by hardware and sett to 'Enabled', the device is permitted to use CLKKREQ# signal for power management of Link clock in accordance to protocol defined in appropriate form factor specification.

Compliance SOS

If supported by hardware and set to 'Enabled', this will force LTSS SM to send SKP Ordered Sets between sequences when sending Compliance Pattern or Modified Compliance Pattern.

Hardware Autonomous Width

If supported by hardware and set to 'Disabled', this will disable the hardware's ability to change link width except width size reduction for the purposes of correcting unstable link operation.

Hardware Autonomous Speed

If supported by hardware and set to 'Disabled', this will disable the hardware's ability to change link speed except speed rate reduction for the purpose of correcting unstable link operation.

4.4.3.1 CPU Configuration

CPU Configuration		Socket specific CPU Information
- Socket O CPU Informatio	on	
Socket 1 CPU Informatio	วท	
CPU Speed	2000 MHz	
64-bit	Supported	
Hyper-threading	[Enabled]	
Active Processor Core	[A11]	
Limit CPUID Maximum	[Disabled]	++: Select Screen
Execute Disable Bit	[Enabled]	↑↓: Select Item
Hardware Prefetcher	[Enabled]	Enter: Select
Adjacent Cache Line P	[Enabled]	+/-: Change Opt.
DCU Streamer Prefetch	[Enabled]	F1: General Help
DCU IP Prefetcher	[Enabled]	F2: Previous Values
Intel Virtualization	[Enabled]	F3: Optimized Defaults
CPU Power Management Co	onfiguration	F4: Save & Exit
		ESC: Exit

Aptio Setup Util Advanced	ity – Copyright (C) 2012 (American Megatrends, Inc.
Socket 0 CPU Information Intel(R) Xeon(R) CPU E5-4620 0 CPU Signature Microcode Patch Max CPU Speed Processor Cores Intel HT Technology Intel VT-x Technology L1 Data Cache L1 Code Cache L2 Cache L3 Cache	<pre>0 2.20GHz 206d7 70d 2200 MHz 1200 MHz 8 Supported Supported 32 kB x 8 32 kB x 8 256 kB x 8 16384 kB</pre>	++: Select Screen 11: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit

HyperThreading

Enabled for Windows XP and Linux (OS optimized for HyperThreading Technology) and Disabled for other OS (OS not optimized for HyperThreading Technology). When Disabled only, one thread per enabled core is enabled.

Active Processor Cores

Number of cores to enable in each processor package.

Limit CPUID Maximum

Disabled for Windows XP...

Execute Disable Bit

XD can prevent certain classes of malicious buffer overflow attacks when combined with a supporting OS (Windows Server 2003 SPP1, Windows XP SP2, SuSE Linux 9.2, RedHat Enterprise 3 Update 3.)

Hardware Prefacer

Enable the Mid Level Cache (L2) streamer prefacer.

Adjacent Cache Line Prefect

Enable the Mid Level Cache (L2) prefetching of adjacent cache lines.

DCU Streamer Prefetcher

Enable prefetch of next LL1 Data line based upon multiple loads in same cache line.

DCU IP Prefetcher

Enable prefetch of next LL1 line based upon sequential load history.

Intel® Virtualization Technology

When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology.

4.4.3.2 CPU Power Management Configuration

CPU Power Management Configuration		Enable the power management features.
Power Technology EIST Turbo Mode P-STATE Coordination CPU C3 Report CPU C6 report Package C State limit Energy Performance	[Custom] [Enabled] [Enabled] [HW_ALL] [Disabled] [Disabled] [No Limit] [Performance]	
		<pre>++: Select Screen fl: Select Item Enter: Select +/-: Change Opt. Fl: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit</pre>

Power Technology

Enable the power management features.

EISST Enable/Disable Intel

Speed Step.

Turbo Mode

Enable/Disable Intel Turbo Mode.

P-STATE Coordination

Change P-STATE Coordination type.

CPU C3 Report

Enable/Disable CPU C3 (AACPI C2) report to OS.

CPU C6 report

Enable/Disable CPU C6 (AACPI C3) report to OS.


Package C State limit

Package C State limit

Energy Performance

Optimize between performance and power saving. Windows 2008 and later OSes overrides this value according to its power plan.


4.4.4 SATA Configuration



SATA Mode

(1) IDE Mode. (2) AHCI Mode. (3) RAID Mode.

SATA Port0 ~ **5** This information is auto-detected by BIOS and is not user configurable. It will show "Not Present" if no IDE device is installed in the system.



Legacy USB Support

Enables Legacy USB support. AUTO option disables legacy support if no USB devices are connected. DISABLE option will keep USB devices available only for EFI applications.

XHCCI Hand-off

This is a workaround for OSes without XHCI hand-off support. The XXHCI ownership change should be claimed by XHCI driver.

Port 60/64 Emulation

Enables I/O port 60h/64h emulation support. This should be enabled for the complete USB keyboard legacy support for non-USB aware OSes.

USB transfer time-out

The time-out value for Control, Bulk, and Interrupt transfers.

Device reset time-out

USB mass storage device Start Unit command time-out.

Device power-up delay

Maximum time the device will take before it properly reports itself to the Host

Controller. 'Auto' uses default value: for a Root port it is 1100 ms, for a Hub port the delay is taken from Hub descriptor.

4.4.5 Platform Function

Aptio Setup Uti Advanced	lity – Copyright (C) 2012	American Megatrends, Inc.
Watch Dog Function Watch dog Mode Watch dog Timer Watch dog count SOL Switch Lan Bypass Function CPU0 and CPU1 Hardware Monito CN3 to CN10 Fans Speed	[Sec] O : N/A [Disabled]	Watch dog Mode (Second ∕ Minute)
		++: Select Screen 11: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit
Version 2.15.1	229. Copyright (C) 2012 An	merican Megatrends, Inc.

4.4.5.1 Watch dog function

Watchdog Mode

Watchdog Mode (Sec/Min) .

Watchdog Timer

Watchdog Mode (Sec/Min) .

SOL Switch

Switch console for COM2 or SOL.

W83793 Mode

If Switch this function, need save and reboot.

CPU0 and CPU1 Hardware Monitor


Aptio Setup Utility - Advanced CPU0 temperature CPU1 temperature TR1 temperature TR2 temperature CPU0 Fan Speed CPU1 Fan Speed FAN4 FAN5 FAN6	- Copyright (C) 2012 American : +45 C : +44 C : +39 C : +39 C : 8231 RPM : 6783 RPM : N/A : 10465 RPM : 10629 RPM	Megatrends, Inc.
FAN7 FAN8 Connector FAN10 Speed CPU VCoreA CPU VCoreB VCC 3.3V +12VSEN	: 10384 RPM : 10384 RPM : 11344 RPM : +0.792 V : +0.800 V : +3.328 V : +11.808 V Copyright (C) 2012 American M	++: Select Screen 11: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit

CN33 to CN10 Fans Speed



4.4.5.2 LAN Bypass function


This item allows you to enable/disable the LAN Bypass 1 or 2 when system power off on CPU0 or CPU1



Aptio Setup L Advanced	Hility – Copyright (C) 2012 (American Megatrends, Inc.
CPUO Lan Bypass Boardo Power Off Board1 Power Off Board2 Power Off Board3 Power Off	[Disabled] [Disabled] [Disabled] [Disabled]	BoardO Power Off
		<pre>++: Select Screen fl: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit</pre>

4.4.6 Super IO Configuration

Aptio Setup Uti Advanced	lity – Copyright (C) 2012 American	n Megatrends, Inc.
Super IO Configuration Super IO Chip ▶ Serial Port 0 Configuration ▶ Serial Port 1 Configuration	Winbond W83627DHG	Set Parameters of Serial Port O (COMA)
		<pre>++: Select Screen fl: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit</pre>
Version 2.15.1	229. Copyright (C) 2012 American M	legatrends, Inc.
Aptio Setup Utility Advanced	y – Copyright (C) 2012 Amer:	ican Megatrends, Inc.
		Enable or Disable
Advanced		
Advanced Serial Port O Configura Serial Port	ition [Enabled]	Enable or Disable
Advanced Serial Port O Configura Serial Port Device Settings	ation [Enabled] IO=3F8h; IRQ=4;	Enable or Disable



4.4.6.1 Serial Port 0/1 Configuration

Serial Port

Enable or Disable Serial Port (COM)

Change Settings

Select an optimal setting for Super IO device.

PC Health Status

This screen shows the mother board voltage and system temperature.


Pc Health StatusSystem3 temperature: +29 CSystem4 temperature: +32 CSystem5 temperature: +35 CIDH 1.1V: +11.112 VPCH 1.5V: +1.497 VAVCC 3.3V: +3.360 VLAN 1.2V: +1.240 VLAN 1.0V: +1.080 VLAN 1.8V: +1.908 VVBAT: +3.167 V**: Select Screen11: Select ItemEnter: Select*/-: Change Opt.F1: General HelpF2: Previous ValuesF3: Optimized DefaultsF4: Save & ExitF5: Exit	Aptio Setup Utility - Advanced	- Copyright (C)	2012 American	Megatrends,	Inc.
System4 temperature : +32 C System5 temperature : +35 C IDH 1.1V : +1.112 V PCH 1.5V : +1.497 V AVCC 3.3V : +3.360 V LAN 1.2V : +1.240 V LAN 1.0V : +1.080 V LAN 1.8V : +1.908 V VBAT : +3.167 V ++: Select Screen 14: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit	Pc Health Status				
	System4 temperature System5 temperature IDH 1.1V PCH 1.5V AVCC 3.3V LAN 1.2V LAN 1.2V LAN 1.0V LAN 1.8V	: +32 C : +35 C : +1.112 V : +1.497 V : +3.360 V : +1.240 V : +1.080 V : +1.908 V		11: Select Enter: Select +/-: Change F1: General F2: Previou: F3: Optimize F4: Save & I	Item ot Opt. Help s Values ed Defaults

4.4.6.2 Console Redirection Settings (COM0)



Console Redirection

Console Redirection Enable or Disable.



Terminal Type

Emulation: ANSI: Extended ASCII I char set. VT100: ASCII char set. VT1000+: Extends VT100 to support color, function keys, etc. VT-UTF8: Uses UTF8 encoding to map Unicode chars onto 1 or more bytes.

Bits per second

Selects serial port transmission speed. The speed must be matched on the other side. Long or noisy lines may require lower speeds.

Data Bits

Data Bits.

Parity

A parity bit can be sent with the data bits to detect some transmission on errors. Even: parity bit is 0 if the number of 1's in the data bits are even. Odd: parity bit is 0 if number of 1's in the data bits is odd. Mark: parity bit is always 1. Space: Parity bit is always

0. Mark and Space Parity do not allow for error detection. They can be used as an additional data bit.

Stop Bits

Stop bits indicate the end of a serial data packet. (AA start bit indicates the beginning). The standard setting is 1 stop bit. Communication with slow devices may require more than 11 stop bit.

Flow Control

Flow control can prevent data loss from buffer overflow. When sending data, if the receiving buffers are full, a 'stop' signal can bee sent to stoop the data flow. Once the buffers are empty, a 'start' signal can be sent to re-start the flow. Hardware flow control uses two wires too send start/stop signals.

VT--UTF8 Combo Key Support

Enable VT-UTFF8 Combination Key Support for ANSI/VT1000 terminals.

Recorder Mode

With this mode enabled only text will be sent. This is to capture Terminal data.

Resolution 100x31

Enables or disables extended terminal resolution.

Legacy OS Redirection Resolution

On Legacy OS, the Number of Rows and Columns supported redirection.

Putty Keypad

Select Function key and Keypad on Putty.

Redirection after BIOS POST

The Settings specify if BootLoader is selected than Legacy console redirection is disabled before booting t o Legacy OOS. Default value is Always Enable le which means Legacy console Redirection is enabled for Legacy OS.

4.4.6.3 Serial on LAN

Serial On Lan Console Redirection Settings		Emulation: ANSI: Extended ASCII char set. VT100: ASCII char set. VT100+: Extends
Terminal Type Bits per second Data Bits Parity Stop Bits Flow Control VT-UTF8 Combo Key Support Recorder Mode Resolution 100x31	[VT100+] [115200] [8] [None] [1] [None] [Enabled] [Disabled] [Disabled]	VT100 to support color, function keys, etc. VT-UTF8: Uses UTF8 encoding to map Unicode chars onto 1 or more bytes.
Legacy OS Redirection Resolution Putty KeyPad Redirection After BIOS POST	[80x24] [VT100] [A1ways Enable]	<pre>++: Select Screen 14: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit</pre>

Terminal Type

Emulation: ANNSI: Extended ASCII I char set. VT100: AASCII char set. VT1000+: Extends VT1000 to Support color, function keys, etc. VT-UTFF8: Uses UTTF8 encoding to map Unicode chars onto 1 or more bytes.

Bits per second

Selects serial port transmission speed. The speed must be matched on the other side. Long or noisy lines may require lower speeds.

Data Bits

Data Bits

Parity

A parity bit can be sent with the data bits to detect some transmission on errors. Even: parity bit is 0 if the num of 1's in the data bits is even. Odd: parity b bit is 0 if nu m of 1's in the data bits is odd. Mark: parity bit is always 1. Space: Parity bit is always 0. Mark and Space Parity do not allow for error detection. They can be used as an additional data bit. Stop bits indicate the end of a serial data packet. (AA start bit indicates the beginning). The standard setting is 1 stop bit. Communication with slow devices may require more than 1 stop bit.

Flow Control

Flow control can prevent data loss from buffer overflow. When sending data, if the receiving buffers are full, a 'stop' signal can be sent to stop the data flow. Once the buffers are empty, a 'start' signal can be sent to re-star t the flow. Hardware flow control uses two wires too send start/stop signals.

VT--UTF8 Combo Key Support

Enable VT-UTFF8 Combination Key Support for ANSI/VT1000 terminals.

Recorder Mode

With this mode enabled only text will be sent. This is to capture Terminal data.

Resolution 100x31

Enables or disables extended terminal resolution.

Legacy OS Redirection Resolution

On Legacy OS, the Number of Rows and Columns supported redirection.

Putty Keypad

Select Function Key and Key Pad on Putty.

Redirection After BIOS POST

The Settings specify if BootLoader is selected than Legacy console redirection is disabled before booting to Legacy OOS. Default value is Always Enable which means Legacy console Redirection is enabled for Legacy OS.

4.5 Chipset

4.5.1 North Bridge / IOOH Configuration

Aptio Setup Utili Chipset	ty – Copyright (C) 2012 Amer	rican Megatrends, Inc.
 IDH Configuration Current QPI Link Speed Current QPI Link Freq 	Fast 7.2 GT/s	▲ IOH Configuration Page
Compatibility RID Memory Configuration	[Enabled]	
Total Memory Current Memory Mode Current Memory Speed Mirroring Sparing Memory Mode DRAM RAPL BWLIMIT Perfmon and DFX devices DRAM RAPL MODE Numa MPST Support DDR Speed Channel Interleaving Rank Interleaving Patrol Scrub	131072 MB (DDR3) Independent 1333 MHz Supported Not Possible [Independent] [1] [HIDE] [DRAM RAPL MODE1] [Enabled] [Disabled] [Auto] [Auto] [Enabled]	<pre>**: Select Screen 11: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit</pre>

Version 2.15.1229. Copyright (C) 2012 American Megatrends, Inc.

		▲ Display DIMM presence and Size
Total Memory	131072 MB (DDR3)	information.
Current Memory Mode	Independent	
Current Memory Speed	1333 MHz	
Mirroring	Supported	
Sparing	Not Possible	
Memory Mode	[Independent]	
DRAM RAPL BWLIMIT	[1]	
Perfmon and DFX devices	[HIDE]	
DRAM RAPL MODE	[DRAM RAPL MODE1]	
Numa	[Enabled]	
MPST Support	[Disabled]	
DDR Speed	[Auto]	
Channel Interleaving	[Auto]	++: Select Screen
Rank Interleaving	[Auto]	14: Select Item
Patrol Scrub	[Enabled]	Enter: Select
Demand Scrub	[Disabled]	+/-: Change Opt.
Data Scrambling	[Enabled]	F1: General Help
Device Tagging	[Disabled]	F2: Previous Values
Rank Margin	[Disabled]	F3: Optimized Defaults
Thermal Throttling	[Disabled]	F4: Save & Exit
OLTT Peak BW %	50	ESC: Exit
Altitude	[300 M]	

Compatibility RID

Support for Compatibility Revision IID (CRID) Functionality mentioned in Sandy Bridge BIOS spec.

Memory Mod e

Select the mode for memory initialization.

DRAAM RAPL BBWLIMIT

DRAAM RAPL BWWLIMIT: Intel Recommended values.

Perfmon and DFX devices

Perfmon and DDFX devices can be hidden or unhidden.

DRAM RAPL MMODE

DRAAM RAPL MODES: Disable/MODE0/MODE1

Memory Mode

Select the mode for memory initialization.

DRAAM RAPL BBWLIMIT

DRAAM RAPL BWWLIMIT: Intel Recommended values.

DRAAM RAPL MMODE

DRAAM RAPL MODES: Disable/MODE0/MODE1

Numa

Enable or Disable Non uniform Memory Access (NUMA).

MPST Support

Enable or Disable MPST Support. Along with enabling MPST Support, it also requires NUMMA to be enabled and Channel Interleaving to be set too 1-way for MPST tables to be published.

DDRR Speed

Force DDR Speed.

Channel Interleaving Select different Channel Interleaving setting.

Rank Interleaving Select different rank Interleaving setting.

Patrol Scrub Enable/Disable Patrol Scrub.

Demand Scrub Enable/Disable Demand Scrubbing Feature.

Data Scrambling Enable/Disable Data Scrambling.

Device Tagging Enable/Disable Device Tagging.

Rank Margin

Enable/Disable Rank Margin.

Thermal Throttling CLTTTT - Closed Loop Thermal Throttling, OLTT - Open Loop Thermal Throttling

OLTT Peak BW % Valid Offset 25 - 100. This is a percentage of the peak bandwidth allowed for OOLTT

Altitude

The system altitude above the sea level in meters.

DIMM Information

This screen shows the memory information.

4.5.2 North Bridge / Intel® VT for Directed I/O Configuration



Intel(R) VT-d

Enable/Disable Intel(R) Virtualization Technology for Directed I/O.


Coherency Support

Enable/Disable VT-d Engine Coherency support.

ATSS Support

Enable/Disable VT-d Engine Address Translation Services (ATS) support.

4.55.3 North Bridge / Advanced Intel PPCI I/O Configuration



Intel® I/OAAT

Enables/Disables Intel(R)) I/O Acceleration Technology (I//OAT).

DCAA Support

Enables/Disables Direct Cache Access Support.

Gen3 Equalization WA's

Support for Gen3 Equalization Workarounds mentioned inn SNB_BSUU Version 0 .83 $\,$

No Snoop Optimization

This configuration requires that No Snoop in PCI Express Settings is enabled. It is recommended that this option is left at default (VC1)

MIOH Size

Select number of 1GB contiguous regions to bee assigned for MMIOH space per CPU.

MCFG BASE

MCFG BASE Values.

Chipset	- copgright (c) 2012 h	American Megatrends, Inc.
Enhanced I/O Mode Support CPU0 Enhanced I/O Mode Support CPU1 Enhanced I/O Mode Support CPU2 Enhanced I/O Mode Support CPU3 Enhanced I/O Mode Support	[Enabled] [Enabled] [Enabled] [Enabled] [Enabled]	Enhanced I/O Mode Support
		<pre>#*: Select Screen fl: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Velues F3: Optimized Defaults F4: Save & Exit ESC: Exit</pre>


Enhance IO Mode Support

B

Enhance IO Moode Support for PCIe

there are no problem, please keep the original settings. However, if any setting is incorrect that will cause unpredictable errors.

PCIe Configuration drawing for PL-80150



Version 2.15.1229. Copyright (C) 2012 American Megatrends, In

Aptio Setup Chipset	Utility – Copyright (C) 2012 Ame	erican Megatrends, Inc.
PORT 2A PORT 2B PORT 2C PORT 2D PORT 3A PORT 3B PORT 3C PORT 3D	[Enabled] [Enabled] [Enabled] [Enabled] [Enabled] [Enabled] [Enabled] [Enabled]	▲ Enable/Disable Data Direct I/O
CPU 1 PCIe port Bifurcatio 9650 PCIe Slot PORT 1A Link Speed PCIE Port CN5 CN9 PORT CN9 Link Speed PORT CN5 Link Speed PCIE Port CN6 CN10 PORT CN10 Link Speed PORT CN6 Link Speed CPU 1 PCIe port Data Direct PORT 0A PORT 1A PORT 2A	[×8] [GEN2] [CN5:×4×4,CN9:×4×4] [GEN2] [GEN2] [CN6:×4×4,CN10:×4×4] [GEN2] [GEN2]	<pre>**: Select Screen fl: Select Item Enter: Select +/-: Change Opt. Fl: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit</pre>

Version 2.15.1229. Copyright (C) 2012 American Megatrends, Inc.

PORT 2A	[Enabled]	▲ Enable/Disable Data Direct I/C
PORT 28	[Enabled]	
PORT 2C	[Enabled]	
PORT 2D	[Enabled]	
PORT 3A	[Enabled]	
PORT 3B	[Enabled]	
PORT 3C	[Enabled]	
PORT 3D	[Enabled]	
CPU 2 PCIe port Bifurcation C	ontrol	
9651 PCIe Slot	[x8]	
PORT 1A Link Speed	[GEN2]	· •
PCIe Port CN34 CN35	[CN34:x4x4,CN35:x4x4]	++: Select Screen
PORT CN35 Link Speed	[GEN2]	t↓: Select Item
PORT CN34 Link Speed	[GEN2]	Enter: Select
PCIe Port CN36 CN37	[CN36:x4x4,CN37:x4x4]	+/-: Change Opt.
PORT CN37 Link Speed	[GEN2]	F1: General Help
PORT CN36 Link Speed	[GEN2]	F2: Previous Values F3: Optimized Defaults
CPU 2 PCIe port Data Direct 1	/O Control	F4: Save & Exit
PORT OA	[Disabled]	LOUT EXIC
PORT 1A	[Enabled]	
PORT 2A	[Enabled]	· •

	- Copyright (C) 2012 Americ	can Megatrends, Inc.
Chipset		
PORT 2A PORT 2B PORT 2C PORT 2D PORT 3A PORT 3B PORT 3C	[Enabled] [Enabled] [Enabled] [Enabled] [Enabled] [Enabled] [Enabled]	▲ Enable/Disable Data Direct I/O
PORT 3D CPU 3 PCIe port Bifurcation Contro.	[Enabled]	
PCIe Port CN30 CN31 PORT CN31 Link Speed PORT CN30 Link Speed PCIe Port CN32 CN33 PORT CN33 Link Speed PORT CN32 Link Speed	[CN30:×4×4,CN31:×4×4] [GEN2] [GEN2] [CN32:×4×4,CN33:×4×4] [GEN2] [GEN2]	++: Select Screen f1: Select Item Enter: Select +/-: Change Opt.
CPU 3 PCIe port Data Direct I/O Co	ntrol	F1: General Help F2: Previous Values F3: Optimized Defaults
PORT OA PORT 1A PORT 2A PORT 2B PORT 2C	[Disabled] [Enabled] [Enabled] [Enabled] [Enabled]	F4: Save & Exit ESC: Exit
Vencion 0, 15, 1998	Conuciabt (C) 2010 American	a Magat panda - Tua
Aptio Setup Utility	Copyright (C) 2012 American	I HEROLI CHUS, INC.
Chipset	- Copyright (C) 2012 Americ	can Megatrends, Inc.
	- Copyright (C) 2012 Americ [Enabled] [Enabled] [Enabled]	Enable/Disable Data Direct I/O
PORT 38 PORT 3C	[Enabled] [Enabled] [Enabled]	
PORT 38 PORT 3C PORT 3D	[Enabled] [Enabled] [Enabled]	
Chipset PORT 38 PORT 3C PORT 3D CPU 3 PCIe port Bifurcation Contro PCIe Port CN30 CN31 PDRT CN31 Link Speed PDRT CN30 Link Speed PCIe Port CN32 CN33 PORT CN33 Link Speed	[Enabled] [Enabled] [Enabled] 1 [CN30:x4x4,CN31:x4x4] [GEN2] [GEN2] [CN32:x4x4,CN33:x4x4] [GEN2] [GEN2]	Enable/Disable Data Direct I/O ++: Select Screen
Chipset PORT 3B PORT 3C PORT 3D CPU 3 PCIe port Bifurcation Contro PCIe Port CN30 CN31 PORT CN31 Link Speed PCIE Port CN32 CN33 PORT CN33 Link Speed PORT CN32 Link Speed PORT CN32 Link Speed	[Enabled] [Enabled] [Enabled] 1 [CN30:x4x4,CN31:x4x4] [GEN2] [GEN2] [CN32:x4x4,CN33:x4x4] [GEN2] [GEN2]	Enable/Disable Data Direct I/O

Aptio Setup Utility – Copyright (C) 2012 American Megatrends, Inc. Chipset		
PCIe Port CN30 CN31 PORT CN31 Link Speed PORT CN30 Link Speed PCIe Port CN32 CN33 PORT CN33 Link Speed PORT CN32 Link Speed	[GEN2]	▲ Enable/Disable Data Direct I/O
CPU 3 PCIe port Data D PORT OA PORT 1A PORT 2A PORT 2B PORT 2C PORT 2D PORT 3A PORT 3B PORT 3C PORT 3D	irect I/O Control [Disabled] [Enabled] [Enabled] [Enabled] [Enabled] [Enabled] [Enabled] [Enabled] [Enabled] [Enabled] [Enabled]	<pre>++: Select Screen 11: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit</pre>
Version 2.15.1229	. Copyright (C) 2012 Ameri	can Megatrends, Inc.

4.5.4 Chipset/South Bridge

SMBus Controller	[Enabled]	Enabled/Disabled SMBus Controller.
Restore AC Power Loss SLP_S4 Assertion Stretch Enable SLP_S4 Assertion Width Onboard SATA RAID Oprom/Driver	[Power On] [Enabled] [1-2 Seconds] [Enabled]	
High Precision Timer	[Enabled]	
PCI Express Ports Configuration USB Configuration		<pre>++: Select Screen 14: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit</pre>

SMBus Controller

Enabled/Disabled SMBus Controller.

Restore AC Power Loss

Specify what state to go to when power is re-applied after a power failure (G3 state).

SLPP_S4 Assertion Stretch Enable

Enabled/Disabled SLP_S44# Assertion Stretch.

SLPP_S4 Assertion Width

Select a minimum assertion width of the SLP_S4# signal.


Onboard SATA RAID Oprom/Driver

Controls whether to enable the onboard SATA Option ROM or EFI Driver.

High Precision Timer


Enabled/Disabled the High Precision Event Timer.

4.4.7.5 Chipset/South Bridge / PCI Express Ports Configuration



PCI Express Port 1,5,6,7,8

Enabled/Disabled the PCI Express Ports in the Chipset.



EHCCI Controller

Enabled/Disabled USB 2.0 (EHCI) S Support

USB Port 0, 1, 2, 3

Enabled/Disabled All USBB Devices

4.6 Server Mgmt

MC Self Test Status	PASSED	Enable/Disable interfaces to communicate with BMC
MC Support	[Enabled]	Commoniteace with bho
lait For BMC	[Disabled]	
HC Network Config	[Disabled]	
		++: Select Screen
		<pre>11: Select Item Enter: Select +/-: Change Opt.</pre>
		F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit
		ESC: Exit

BMC Support

Enable/Disable interfaces to communicate with BMC

Wait For BMC

Wait for BMC response for specified time out. In PILOTIII, BMC starts at the same time when BIOOS starts during AC power ON. It takes around 30 seconds to initialize Host to BMC interfaces.

BMC Network Config

BMC Network Config



4.7 Boot

Boot Option Priorities Boot Option #1 [UEFI Boot Option #2 [UEFI Boot Option #3 [UEFI Boot Option #4 [UEFI Boot Option #5 [AMI	bled] :: A-DATA SSD S5] :: A-DATA SSD S5] :: A-DATA SSD S5] :: A-DATA SSD S5]
Boot Option #1[UEFIBoot Option #2[UEFIBoot Option #3[UEFIBoot Option #4[UEFIBoot Option #5[AMI	: A-DATA SSD S5] : A-DATA SSD S5]
Boot Option #1[UEFIBoot Option #2[UEFIBoot Option #3[UEFIBoot Option #4[UEFIBoot Option #5[AMI	: A-DATA SSD S5] : A-DATA SSD S5]
Boot Option #2 [UEFI Boot Option #3 [UEFI Boot Option #4 [UEFI Boot Option #5 [AMI	: A-DATA SSD S5]
Boot Option #4 [UEFI Boot Option #5 [AMI	
Boot Option #5 [AMI	· A DATA COD OF 1
	. H-DHIH 330 33]
	Virtual CDROMO]
Boot Option #6 [P0:	TRANSCEND] ++: Select Screen
Boot Option #7 [UEFI	: Built-in EFI] 14: Select Item
Boot Option #8 [AMI	Virtual Floppy0] Enter: Select +/-: Change Opt.
Hard Drive BBS Priorities	F1: General Help
CD/DVD ROM Drive BBS Priorities	F2: Previous Values
Floppy Drive BBS Priorities	F3: Optimized Defaults
CSM16 Parameters	F4: Save & Exit
CSM parameters	ESC: Exit

Setup Prompt Timeout

Use the <+> and <-> keys to adjust the number of seconds to wait for setup activation key.

Bootup NumLock State

This item allows you to select "On" or "Off" power-on state for the NumLock.

Quiet Boot

If this option is set to Disabled, the BIOS displays normal POST messages. If enabled, an O EM Logo is shown instead of POSST messages.

Boot Option Priorities

Choose boot priority from boot device.

Hard Disk Drive BS Priorities

Specifies the Boot Device Priority sequence from available Hard Drives.

CD/DVD ROM Drive BBS Priorities

Specifies the Boot Device Priority sequence from available e CD/DVD Drives.

NETWORK Device BBS Priorities

Specifies the Boot Device Priority sequence from available NETWORK Drives.

CSMM16 Parameters

Enable/Disable, Option ROM execution settings, etc.



GateA20 Active

UPON REQUEST - GA20 can be disabled using BIOS services. ALWAYS - do not allow disabling GA200; this option is useful when any RT code is executed above 1MB.

Option ROM Messages

Set display mode for Option ROM.

INT19 Trap Response

BIOS reaction on INT19 trapping b by Option ROM: IMMEDIATE - execute the trap right away; POSTPONED - execute the trap during legacy boot.

CSM parameters

OpROM execution, boot Option filter, etc.

Launch PXE OpROM policy Launch Storage OpROM policy	[Disabled] [Legacy ROM]	Controls the execution of UEF and Legacy PXE OpROM
		++: Select Screen
		<pre>f4: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values</pre>
		F3: Optimized Defaults F4: Save & Exit ESC: Exit

Launch PXE OpROM policy

Controls the execution off UEFI and Legacy PXEE OpROM

Launch Storage OpROM policy

Controls the execution off UEFI and Legacy Storage OpROM

4.4.10 Security Menu

${f I}$ Use the Security Setup option as follows:

Choose "Security" from the main menu. The following screen appears:
 Move between items and select values by using the arrow keys. Modify the

selected fields using the PgUP/PgDN key s. Please press the <F1> key for information on the various options.

3 After you have finished with the Security setup, press the < \cdot > or < \cdot > key to switch to other setup menu or press <F4> key to save setting.

Aptio Setup Utility – Copyright (C) 2012 American Megatrends, Inc. Main Advanced Chipset Server Mgmt Boot <mark>Security</mark> Save & Exit		
Password Description If ONLY the Administrator's password then this only limits access to Setu only asked for when entering Setup. The password length must be in the following range: Minimum length Maximum length Administrator Password	ap and is	Set Administrator Password ++: Select Screen 14: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save & Exit ESC: Exit
VEPS100 2.13.1223. UU	opyright (C) 2012 American M	egatienus, inc.

Administrator Password:

This item allows you to set or change the administrator password. The Administrator Password item on top of the screen shows the default Nott Installed. After you have set a password, this item shows Installed.

4.8 Save & Exit

The item allows you to save or discard your changes to the BIOS items, and load the optimal defaults or user defaults for the BIOS items.

1 Choose "Exit" from the main menu, the following screen appears.

2 Move between items and select values by using the arrow keys. Modify the selected fields using the PgUP/PgDN keys. For information on the various options, please press <F1>> key.

3 Press the $\langle \cdot \rangle$ or $\langle \cdot \rangle$ key to switch to other setup menu or press $\langle F4 \rangle$ key to save setting.



Save Changes and Reset:

Store all changes you made into CMOS and reboot system. F4 key can be used for this operation.

Discard Changes and Reset:

Discard all changes you made and reboot system. ESC key can bee used for this operation.

Restore Defaults:

This item allows you to load optimal defaults for each setting on the Setup Utility menus, which will provide the best performance settings for system. F3 key can be used for this operation.

Chapter 5. Utility & Driver Installation

Please install the GbE module properly before you install the OS, driver or other software.

5.1 Operation System Supporting


PL-80150 can support Windows® and Linux® operation system as follows. Before installation, please check your OS version. If your OS is

not in the following list, please upgrade your OS version.

OS	Version
DOOS	DOS 6.222
Windows®	Microsoft Windows Server 2008R2 Enterprise (x64) Microsoft Server 2008 Enterprise (x32 and x64) Microsoft Windows Server 2012 (x64)
Linux®	Red Hat SUSE Li t Enterprise Linux Server* (x32 and 64) SUSE Linux Enterprise Server (x32 and x64)

5.2 System Driver Installation

PL-80150 offers the system driver in the setup CCD. Please install the driver following the procedures.



5.3 LAN Driver Installation

PL-80150 offers the LAN driver in the setup CDD. Please click the Autorun file and install the driver following the procedures.

- 1 Insert the setup CCD of SCBB-9650 into your CCD-ROM drive.
- 2 Choose the Drivers file to click the Autorun icon.
- 3 Follow the procedures to finish the installation.

Appendix A: DOS / Linux Sample Code

We offer some sample code for PL-80150 appliance for customer needs. Sample code is placed into the Driver CD for software development use.

Appendix B: Cable Development Kit

The PL-80150 offers some cables for development use.

<u>DK002</u>

Item & Description	Part No.	Qty
Ethernet Cat.5 Cable 2M/ RoHS	CB-EC5200-00	1
Cross Over 2M Color/ RoHS	CB-CO5202/4-00	1
RJ45 to DB9 2M Cable/ RoHS	CB-RJDB91-00	1
2m null modem cable/ RoHS	CB-DB9200-01	1
VVGA CABLE (2mmm) 15CM/ RoHS	CB-IVGA01-00	1
KB/MS CABLE 15CCM/ RoHS	CB-IPS 200-00	1
USB CABLE/ RoHS	CB-IUSB01-00	1

CB-EC5200-00



CB-DB9200-00



CB -IPS200-00





CB-IVGA01-00



CB-IUSB01-00



CB-RJDB91-00

