

**W29N08GV**



***2 chip stack 8G-Bit***

**W29N08GV**

**NAND FLASH MEMORY**



## Table of Contents

1.	GENERAL DESCRIPTION .....	3
2.	PACKAGE TYPES AND PIN CONFIGURATIONS .....	4
3.	MEMORY ARRAY ORGANIZATION .....	8
4.	DEVICE ID .....	9
5.	DC ELECTRICAL CHARACTERISTICS.....	10
6.	INVALID BLOCKS.....	11
7.	PACKAGE DIMENSIONS .....	12
8.	ORDERING INFORMATION.....	14
9.	REVISION HISTORY .....	15

## List of Tables

Table 1	Addressing .....	8
Table 2	Device ID and configuration codes for Address 00h.....	9
Table 3	DC Electrical Characteristics.....	10
Table 5	Valid Block Number .....	11
Table 6	History Table .....	15

## List of Figures

Figure 1	Pin Assignment 48-pin TSOP1 1CE Type (Package code S) .....	4
Figure 2	Pin Assignment 48-pin TSOP1 2CE Type (Package code S) .....	5
Figure 3	Ball Assignment 63-ball FBGA 1CE Type (Package code B).....	6
Figure 4	Ball Assignment 63-ball FBGA 2CE Type (Package code B).....	7
Figure 5	TSOP 48-PIN 12X20mm.....	12
Figure 6	Fine-Pitch Ball Grid Array 63-Ball .....	13
Figure 7	Ordering Part Number Description.....	14



## 1. GENERAL DESCRIPTION

The W29N08GV (8G-bit) NAND Flash memory provides a storage solution for embedded systems with limited space, pins and power. It is ideal for code shadowing to RAM, solid state applications and storing media data such as, voice, video, text and photos. The device operates on a single 2.7V to 3.6V power supply with active current consumption as low as 25mA and 10uA for CMOS standby current.

The memory array totals 1,107,296bytes, and organized into 8,192 erasable blocks. Each block consists of 64 programmable pages of 2,112-bytes (1056 words) each. Each page consists of 2,048-bytes (1024 words) for the main data storage area and 64-bytes (32words) for the spare data area (The spare area is typically used for error management functions).

The W29N08GV is double chip stack of W29N04GV. Then, this document shows specified features, functions of W29N08GV. Detail functions, commands operation, AC, DC characteristics and restrictions refer to W29N04GV datasheet.



2. PACKAGE TYPES AND PIN CONFIGURATIONS

2.1 W29N08GVSIAA Pin assignment 48-pin TSOP1




Figure 1 Pin Assignment 48-pin TSOP1 1CE Type (Package code S)



2.2 W29N08GVSIAD Pin assignment 48-pin TSOP1




Figure 2 Pin Assignment 48-pin TSOP1 2CE Type (Package code S)

Note:

1. These pins might not be connected in the package. Winbond recommends connecting these pins to the designed external sources for ONFI compatibility.



2.3 W29N08GV BIAA Ball assignment 63-ball VFBGA63

Top View, ball down




Figure 3 Ball Assignment 63-ball FBGA 1CE Type (Package code B)



2.4 W29N08GVBIAD Ball assignment 63-ball VFBGA63

Top View, ball down




Figure 4 Ball Assignment 63-ball FBGA 2CE Type (Package code B)



### 3. MEMORY ARRAY ORGANIZATION

	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
1 <sup>st</sup> cycle	A7	A6	A5	A4	A3	A2	A1	A0
2 <sup>nd</sup> cycle	L	L	L	L	A11	A10	A9	A8
3 <sup>rd</sup> cycle	A19	A18	A17	A16	A15	A14	A13	A12
4 <sup>th</sup> cycle	A27	A26	A25	A24	A23	A22	A21	A20
5 <sup>th</sup> cycle	L	L	L	L	L	A30 <sup>4</sup>	A29	A28

Table 1 Addressing

**Notes:**

1. "L" indicates a low condition, which must be held during the address cycle to insure correct processing.
2. A0 to A11 during the 1st and 2nd cycles are column addresses. A12 to A30 during the 3rd, 4th and 5th cycles are row addresses, A18 is plane address, A19 to the last address are block addresses.
3. The device ignores any additional address inputs that exceed the device's requirement.
4. The last address of W29N08GVxIAA (8Gb-1CE type) is A30.





4. DEVICE ID

Parts #	# of CE	1 <sup>st</sup> Byte/Cycle	2 <sup>nd</sup> Byte/Cycle	3 <sup>rd</sup> Byte/Cycle	4 <sup>th</sup> Byte/Cycle	5 <sup>th</sup> Byte/Cycle
W29N08GVxIAA	1	EFh	D3h	91h	95h	58h
W29N08GVxIAD	2	EFh	DCh	90h	95h	54h
Description		MFR ID	Device ID	Cache Programming Supported	Page Size:2KB Spare Area Size:64b BLK Size w/o Spare:128KB Organized:x8 or x16 Serial Access:25ns	

\*x\* means package code. S :TSOP48, B : BGA63

Table 2 Device ID and configuration codes for Address 00h



## 5. DC ELECTRICAL CHARACTERISTICS

### 5.1 DC Electrical Characteristics

PARAMETER	SYMBOL	CONDITIONS	SPEC			UNIT
			MIN	TYP	MAX	
Sequential Read current	I <sub>cc1</sub>	t <sub>RC</sub> = t <sub>RC</sub> MIN #CE=VIL I <sub>OUT</sub> =0mA	-	25	35	mA
Program current	I <sub>cc2</sub>	-	-	25	35	mA
Erase current	I <sub>cc3</sub>	-	-	25	35	mA
Standby current (TTL)	I <sub>SB1</sub>	#CE=VIH #WP=0V/V <sub>cc</sub>	-	-	1	mA
Standby current (CMOS)	I <sub>SB2</sub>	#CE=V <sub>cc</sub> - 0.2V #WP=0V/V <sub>cc</sub>	-	20	100	μA
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> = 0 V to V <sub>cc</sub>	-	-	± 10	μA
Output leakage current	I <sub>LO</sub>	V <sub>OUT</sub> =0V to V <sub>cc</sub>	-	-	± 10	μA
Input high voltage	V <sub>IH</sub>	I/O15~0, #CE,#WE,#RE, #WP,CLE,ALE,R <sub>Y</sub> /#B <sub>Y</sub> ,	0.8 x V <sub>cc</sub>	-	V <sub>cc</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	-	-0.3	-	0.2 x V <sub>cc</sub>	V
Output high voltage <sup>(1)</sup>	V <sub>OH</sub>	I <sub>OH</sub> =-400μA	2.4	-	-	V
Output low voltage <sup>(1)</sup>	V <sub>OL</sub>	I <sub>OL</sub> =2.1mA	-	-	0.4	V
Output low current	I <sub>OL</sub> (R <sub>Y</sub> /#B <sub>Y</sub> )	V <sub>OL</sub> =0.4V	8	10		mA

Table 3 DC Electrical Characteristics

**Note:**

1. V<sub>OH</sub> and V<sub>OL</sub> may need to be relaxed if I/O drive strength is not set to full.
2. I<sub>OL</sub> (R<sub>Y</sub>/#B<sub>Y</sub>) may need to be relaxed if R<sub>Y</sub>/#B<sub>Y</sub> pull-down strength is not set to full



## 6. INVALID BLOCKS

The W29N08GV may have initial invalid blocks when it ships from factory. Also, additional invalid blocks may develop during the use of the device. Nvb represents the minimum number of valid blocks in the total number of available blocks (See Table 5). An invalid block is defined as blocks that contain one or more bad bits. Block 0, block address 00h is guaranteed to be a valid block at the time of shipment.

<b>Parameter</b>	<b>Symbol</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>
Valid block number	Nvb	8032	8192	blocks

Table 4 Valid Block Number



## 7. PACKAGE DIMENSIONS

### 7.1 TSOP 48-pin 12x20




Figure 5 TSOP 48-PIN 12X20mm



7.2 Fine-Pitch Ball Grid Array 63-ball




Figure 6 Fine-Pitch Ball Grid Array 63-Ball



8. ORDERING INFORMATION




Figure 7 Ordering Part Number Description



## 9. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A	08/26/16		New Create

Table 5 History Table

### Trademarks

*Winbond* is trademark of *Winbond Electronics Corporation*.  
All other marks are the property of their respective owner.

### Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation where in personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

---

*Please note that all data and specifications are subject to change without notice.  
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*