

Key Design Features

- Synthesizable, technology independent VHDL Core
- 32-bit floating-point arithmetic
- IEEE 754 compliant¹
- High-speed fully pipelined architecture
- Variable latency from 2 to 24 clock cycles

Applications

- Floating-point pipelines and arithmetic units
- Floating-point processors

Pin-out Description

Pin name	1/0	Description	Active state
clk	in	Synchronous clock	rising edge
en	in	Clock enable	high
v1 [31:0]	in	Input operand in IEEE 754 format	data
vout [31:0]	out	Output result in IEEE 754 format	data
reg_stages	in	Generic parameter fixes latency at compile time	N/A

Functional Specification

Operand v1	Result
Standard IEEE	√ v1
	If v1 > MaxFloat then result is Inf
	If v1 ≤ MinFloat then result is 0
	(Inputs are assumed unsigned)
NaN	NaN
Inf	Inf
0	0

Block Diagram




Figure 1: 32-bit Floating-point Square-root

General Description

IEEE_SQRT (Figure 1) is a high-speed fully pipelined 32-bit bit floating-point square-root function based on the IEEE 754 standard. The arrangement of the 32-bit floating-point number is summarized below:

MSB		LSB
Sign	Exponent	Mantissa
(1-bit)	(8-bits)	(23-bits)

All input and output values comply with the IEEE 754 specification. The real number representation is calculated according to the formula:

$$Value = -1(S) * 2^{(E-127)} * 1.M$$

The square-root is fully compliant with the IEEE 754 specification with the exception that denormalized numbers are treated as zero throughout the implementation. In addition, all input operands are assumed to be unsigned. The maximum floating-point value that may be represented in hex is 0x7F7FFFFF or 0xFF7FFFFF (+/- MaxFloat). Likewise, the minimum floating-point value that may be represented is 0x00800000 or 0x80800000 (+/- MinFloat). This means that a real number lies in the range:

$$2^{-126} \le Value \le 2^{127}(2-2^{-23})$$

Other points to note are that a NaN is always generated as the value 0xFFC00000. By default, the square-root result uses round towards zero, although other rounding methods are available on request.

All values are sampled on the rising clock-edge of clk when en is high. The latency of the square-root pipeline is generic and may be fixed during synthesis. Integer values of between 2 and 24 clock cycles are possible, The overall latency given by a round-up of the following calculation:

$$Latency = (23 / reg_stages) + 1$$

¹ Some minor features diverge from the IEEE 754 specification



Functional Timing

Figure 2 demonstrates the square-root of 0x3FA00000 (or $\sqrt{1.25}$ = 1.118034 in real numbers). In this particular case, the generic parameter reg_stages has been set to 12 giving a result with a latency of 3 clock cycles (23/12+1).




Figure 2: Square-root of a floating-point number with the pipeline latency fixed at 3 clock cycles

Source File Description

All source files are provided as text files coded in VHDL. The following table gives a brief description of each file.

Source file	Description
ieee_sqrt_subquare.vhd	Pipelined sqaure-root subtract- square module
ieee_sqrt_pipe.vhd	Pipelined square-root module
ieee_sqrt.vhd	Top-level component
ieee_sqrt_bench.vhd	Top-level test bench

Functional Testing

An example VHDL testbench is provided for use in a suitable VHDL simulator. The compilation order of the source code is as follows:

- 1. ieee sqrt subsquare.vhd
- ieee_sqrt_pipe.vhd
- ieee_sqrt.vhd
- 4. ieee_sqrt_bench.vhd

The simulation must be run for at least 2 ms during which time an input stimulus of randomized floating-point numbers will generated at the module input.

The simulation generates two text files called: <code>ieee_sqrt_in.txt</code> and <code>ieee_sqrt_out.txt</code>. These files respectively capture the input and output floating-point numbers during the course of the test.

Synthesis

The source files required for synthesis and the design hierarchy is shown below:

- ieee sgrt.vhd
 - o ieee_sqrt_pipe.vhd
 - o ieee_sqrt_subsquare.vhd

The VHDL core is designed to be technology independent. However, as a benchmark, synthesis results have been provided for the Xilinx Virtex 5 and the Altera Stratix III series of FPGA devices. The lowest and highest speed grade devices have been chosen in both cases for comparison.

By adding more pipeline stages (reducing the value of the *reg_stage* generic) will result in faster implementations. Conversely, reducing the number of pipeline stages will generally result in a smaller but slower design.

Trial synthesis results are shown with a setting of reg_stages = 1 (maximum pipelining). Resource usage is specified after Place and Route.

VIRTEX 5

Resource type	Quantity used
Slice register	872
Slice LUT	1261
Block RAM	0
DSP48	46
Clock frequency (worst case)	95 MHz
Clock frequency (best case)	160 MHz

STRATIX III

Resource type	Quantity used
Register	3250
ALUT	2500
Block Memory bit	1616
DSP block 18	0
Clock frequency (worse case)	95 MHz
Clock frequency (best case)	145 MHz

Revision History

Revision	Change description	Date
1.0	Initial revision	18/10/2010
1.1	Added reg_stages generic to allow flexible pipeline depths. Updated synthesis results.	25/11/2011