

Key Design Features

- Synthesizable, technology independent VHDL Core
- Asynchronous video input
- Output video synchronized to the system clock
- Output supports full flow control permitting output pixels to be stalled - or even whole frames if necessary
- Supports any video resolution above 2x2 pixels¹
- Supports 16, 24 or 32-bits per pixel (e.g. 4:4:2 YCbCr, 4:4:4 YCbCr, 24-bit RGB etc.)
- Frame skip and frame repeat functionality to compensate for different input/output frame rates and pixel rates
- Fully configurable 128-bit external memory interface
- Linear memory bursts minimise page-breaks in synchronous memory architectures
- Ideal for interfacing to all types of memory such as SRAM, SDRAM, DDR, DDR2, DDR3 etc.
- Supports FPGA clock rates in excess of 300 MHz²

Applications

- Buffering video frames in external memory
- Real-time digital video applications
- Genlocking of multiple video sources
- Adapting to different pixel-clock rates and frame rates
- Essential component in video processing pipelines

Generic Parameters

| Generic name | Description | Туре | Valid range |
|----------------------|--|---------|-----------------------|
| bits_per_pixel (bbp) | Input video bits per pixel | integer | 16, 24 or 32 |
| mem_start_addr | Start address in memory of frame buffer (128-bit aligned) | integer | ≥ 0 |
| mem_burst_size | Size of memory read / write burst (in 128-bit words) | integer | 2, 4, 8,16, 32, or 64 |
| mem_frame_repeat | Enable / disable frame repeat mode | boolean | True/False |

1 External memory permitting

Block Diagram




Figure 1: Video Frame Buffer architecture

Pin-out Description

SYSTEM SIGNALS

| Pin name | <i>I</i> /O | Description | Active state |
|--------------|-------------|---|--------------|
| clk | in | Synchronous system clock | rising edge |
| reset | in | Asynchronous system reset | low |
| fb_proc | out | Frame processed strobe | high |
| fb_skip | out | Frame skip strobe | high-pulse |
| fb_repeat | out | Frame repeat strobe (when repeat enabled) | high-pulse |
| fb_err_ovfl1 | out | Input FIFO overflow error | high |
| fb_err_ovfl2 | out | Output FIFO overflow error | high |

² Xilinx Virtex 5 FPGA used as a benchmark



ASYNCHRONOUS INPUT VIDEO INTERFACE

| Pin name | 1/0 | Description | Active state |
|---------------------------------|-----|--|--------------|
| pixin_clk | in | Input pixel clock | rising edge |
| pixin [bits_per_pixel - 1:0] | in | Input pixel | data |
| pixin_sof | in | Start of frame flag (coincident with first pixel in frame) | high |
| pixin_val | in | Input pixel valid | high |

PROGRAMMABLE INPUT VIDEO PARAMETERS

| Pin name | 1/0 | Description | Active state |
|---------------------------------|-----|--|--------------|
| pixels_per_line (ppl) [15:0] | in | Number of pixels in each line of input video | data |
| lines_per_frame (lpf) [15:0] | in | Number of lines in each frame of input video | data |
| words_per_frame [31:0] | in | Size of one frame in 128-bit words (ppl * lpf * bbp) / 128 | data |

SYNCHRONOUS OUTPUT VIDEO INTERFACE

| Pin name | 1/0 | Description | Active state |
|----------------------------------|-----|--|--------------|
| pixout [bits_per_pixel - 1:0] | out | Output pixel | data |
| pixout_vsync | out | Vertical sync flag (coincident with first pixel in frame) | high |
| pixout_hsync | out | Horizontal sync flag (coincident with first pixel in line) | high |
| pixout_val | out | Output pixel valid | high |
| pixout_rdy | in | Ready to accept output pixel (handshake signal) | high |

GENERIC 128-BIT MEMORY INTERFACE

| Pin name | I/O | Description | Active state |
|-------------------|-----|---|---------------------|
| mem_rw | out | Memory read / write flag | 0: write 1: read |
| mem_wdata [127:0] | out | Memory write data | data |
| mem_addr [31:0] | out | Memory read / write address | data |
| mem_addr_val | out | Memory request valid | high |
| mem_addr_rdy | in | Ready to accept memory request (handshake signal) | high |
| mem_rdata [127:0] | in | Memory read data | data |
| mem_rdata_val | in | Memory read data valid | high |

General Description

VID_FRAME_BUFFER (VFB) is a high-speed multi-format video frame buffer that asynchronously samples an input video stream and buffers it in an external memory. Output pixels are read out of the buffer and synchronised to the system clock domain. The VFB is capable of very high-speed operation - achieving over 300MHz on standard FPGA platforms.

The VFB will automatically adapt to different input and output frame rates. If the input frame rate is too high, then the VFB will cleanly drop or 'skip' an input frame. Likewise, if the output frame rate is higher than the input frame rate, then frames will be repeated³. The result is a system that seamlessly adapts to the different frame rates at the input and output of the VFB.

The memory port is a generic 128-bit read/write interface that may be connected to a wide variety of memory types and memory controllers. Requests are sent as a sequential linear burst that is optimized for transfers over synchronous memory.

By using a series of VFB modules in parallel, multiple asynchronous video-sources may be synchronized or 'Genlocked' together. Figure 1. shows the architecture of the Video Frame Buffer in more detail.

Input video interface

The VFB supports any input pixel format as long as the pixels are aligned to a 16, 24 or 32-bit word boundary. Input pixels are sampled on the rising-edge of <code>pixin_clk</code> when <code>pixin_val</code> is high. The signal <code>pixin_sof</code> is an active high flag that is coincident with the first pixel of the input frame.

Note that the input video interface is free running and non-stallable. If the input frame rate is too high for the bandwidth available, then input frames will be dropped.

Output video interface

Pixels flow out of the VFB in accordance with the valid-ready pipeline protocol. This protocol is used by all Zipcores video IP, and allows for simple connectivity between modules.

Output pixels and syncs are transferred out of the VFB on the rising clockedge of *clk* when *pixin_val* and *pixin_rdy* are both high. The output is fully stallable, allowing pixels (or even whole frames) to be held back by asserting *pixout_rdy* low. In order to identify the boundary between frames and lines, the sync signals *pixout_vsync* and *pixout_hsync* are provided. The vsync signal is asserted with the first output pixel of a frame and the hsync signal is asserted with the first output pixel of a line.

Generic memory interface

The memory interface is a generic single-ported 128-bit read/write type that may be connected to a wide variety of memories and memory controllers.

Each memory request is sent using the valid-ready protocol. A request is transferred on a rising clock-edge when <code>mem_addr_val</code> and <code>mem_addr_rdy</code> are asserted high. If the request is a write then the flag <code>mem_rw</code> is asserted low. For a memory read, then the <code>mem_rw</code> flag is asserted high. The <code>mem_addr</code> signal is common to both read and write requests.

Assuming frame-repeat mode is enabled



Requests are sent as a sequential linear burst with the number of words in each burst being controlled by the generic parameter <code>mem_burst_size</code>.

The burst size controls the number of sequential read or write requests. Setting a larger burst size will increase the number linear accesses to memory and potentially lower the number of page-breaks. Conversely, making the burst size too large may starve the next read or write request of memory bandwidth. For this reason, care should be taken when selecting this parameter.

The parameter <code>words_per_frame</code> defines the size of one complete frame of input video in 128-bit words. The parameter <code>mem_frame_repeat</code> determines whether video frames should be repeated if the output frame rate is higher than the input frame rate. Finally, the parameter <code>mem_start_addr</code> defines where frame-buffer should start in physical memory. The memory must be large enough to support 4 complete frames of input video. Figure 2. shows a system memory map.




Figure 2: System memory map (128-bit word aligned)

System flags and diagnostic signals

The fb_skip flag is an active high strobe that pulses high every time an input frame is dropped. This signal shows activity when the input frame rate is higher than the output frame rate. Conversely, the fb_repeat flag pulses high every time an output frame is repeated. This signal will be active when the output frame rate is higher than the input frame rate. The signal fb_proc is pulsed high every time an input frame is processed. A combination of all three flags may be used to provide real-time information about the input and output video stream. Figure 3. shows the relationship between the output frames and frame repeat/skip flags.




Figure 3: Frame repeat and frame skip flags

In order to maintain a steady video output display, the designer should aim for a well balanced system where the incidence of frame skip and frame repeat is reduced.

The most important diagnostic flags to take note of are the signals fb_err_ovfl1 and fb_err_ovfl2 . The signal fb_err_ovfl1 indicates that the input FIFOs have overflowed. An input FIFO overflow condition occurs when the input pixel rate is too high. The signal fb_err_ovfl2 indicates that the output read FIFOs have overflowed⁴.

The only way to recover from an overflow error condition is to assert a system reset. On reset, the VFB will resynchronize to the next input frame and operation will continue as normal.

Practical system considerations

(a) Internally, the VFB is 128-bit word aligned. This means that the size of a single video frame must be divisible by an integer number of 128-bit words. In particular, the following calculation must result in a whole number:

(b) As the memory interface divides each frame into discrete bursts of 128-bit words, the size of a single video frame must be divisible by the memory burst size. Likewise, the following calculation must result in a whole number:

$$bursts_per_frame = \frac{words_per_frame}{mem_burst_size}$$

⁴ See cases (c) and (f) - Practical system considerations



For common video resolutions, the parameters <code>words_per_frame</code> and <code>mem_burst_size</code> generally come out as integer numbers. However, for more obscure user-defined video modes, the input video resolution or burst size may need to be adjusted to give integer values.

(c) There comes a point when the input pixel data rate becomes too high for the VFB to tolerate and the input pixel FIFOs overflow. When this happens, even the dropping of individual input frames will not work, as the instantaneous pixel-rate exceeds the maximum bandwidth available. Assuming an 'ideal', non-stalling memory interface where the bandwidth is shared equally between reads and writes, then the minimum system clock frequency required for a given input pixel clock frequency is given by:

As an example, consider a 65MHz input pixel clock at 24-bits/pixel. The minimum system clock frequency allowed to avoid internal overflow would be: 65*24/128*2 = 24.375MHz. In practice, however, a higher system clock-frequency is often required to compensate for inefficiencies in the memory interface - e.g. page-breaks, auto-refresh etc.

(d) In order to minimize the performance bottleneck at the memory interface, the external memory should be clocked at the system clock frequency or better.

$$memory_clock_frequency \ge system_clock_frequency$$

(e) The external memory should be large enough to accommodate up to 4 frames of video. The size in 128-bit words is given by:

For example, consider an XGA (1024x768) input source at 16-bits/pixel. In this case, a minimum memory size of: $1024x768x16x4/128 = 384K \times 128$ -bit would be required. A 1M x 128-bit memory or greater would be a good choice in this instance.

(f) The internal FIFOs have enough buffering to accommodate 4 'in-flight' read memory bursts for a maximum burst size of 64. For this reason, the memory read latency must not exceed 256 system clock cycles. If a very high memory read latency is expected, then please contact Zipcores and the amount of internal buffering can be adjusted accordingly.

Functional Timing

Async input video interface

Figure 4 shows the signalling at the input to the VFB. The input pixel and the sof flag are sampled on the rising edge of <code>pixin_clk</code> when <code>pixin_val</code> is high. When <code>pixin_val</code> is de-asserted then the input pixel is ignored.




Figure 4: Input video interface timing

Synchronous output video interface

Output pixels and syncs are transferred out of the VFB on the rising clockedge of *clk* when *pixin_val* and *pixin_rdy* are both high. If *pixin_rdy* is held low, then the output is stalled and the frame-buffer will buffer input pixels (or whole frames) until *pixin_rdy* is asserted high again. Figure 5. shows the output video timing at the start of a new output frame. Both *pixin_vsync* and *pixin_hsync* are asserted high with the first pixel of a new frame.




Figure 5: Output video interface timing – start of new output frame

Figure 6. demonstrates the timing at the start of a new line. A new line begins with *pixin_hsync* coincident with the first pixel. The signal *pixin_vsync* is held low.






Figure 6: Output video timing - start of new output line

Generic 128-bit memory interface

Figure 7. shows a series of write bursts to memory. In this particular example, the parameter mem_burst_size has been set to 4^5 . Each memory burst is a block write of 4 words. The addresses are guaranteed to be sequential within a burst. Between bursts, the mem_addr_valid signal is de-asserted for one cycle.

At any point during the write transfer, the handshake signal mem_addr_rdy may be asserted low. In the low state, the memory request is stalled until mem_addr_rdy is asserted high again.




Figure 7: Memory write burst timing (burst size of 4)

The timing is very similar for a read burst. Figure 8. shows a single read burst and corresponding read data returned from memory.




Figure 8: memory read burst timing (burst size of 4)

Source File Description

All source files are provided as text files coded in VHDL. The following table gives a brief description of each file.

| Source file | Description |
|----------------------------|-------------------------------------|
| video_in.txt | Text-based source video file |
| video_src_reader.vhd | Reads text-based source video file |
| mem_model_pack.vhd | Memory model functions |
| ram_model.vhd | Single port memory model |
| mem_model_1Mx128bit.vhd | Large 1Mx128 memory model |
| pipeline_reg.vhd | Pipeline register element |
| vid_in_reg.vhd | Video input register |
| vid_out_reg.vhd | Video output register |
| vid_async_fifo.vhd | Asynchronous pixel FIFO |
| vid_sync_fifo.vhd | Synchronous pixel FIFO |
| vid_sync_fifo_reg.vhd | Sync FIFO internal register |
| ram_dp_w_r.vhd | Dual port RAM component |
| vid_align_frame.vhd | Aligns pixels to the start of frame |
| vid_pack128.vhd | Pixel packer |
| pack_16_to_32.vhd | 16-bit to 32-bit packer |
| pack_24_to_32.vhd | 24-bit to 32-bit packer |
| pack_32_to_32.vhd | 32-bit to 32-bit packer |
| pack_32_to_128.vhd | 32-bit to 128-bit packer |
| vid_frame_fifo.vhd | Main frame-FIFO controller |
| vid_mem_write.vhd | Memory write burst controller |
| vid_mem_read.vhd | Memory read burst controller |
| vid_mem_arb.vhd | Memory R/W arbiter |
| vid_unpack128.vhd | Pixel unpacker |
| unpack_32_to_16.vhd | 32-bit to 16-bit unpacker |
| unpack_32_to_24.vhd | 32-bit to 24-bit unpacker |
| unpack_32_to_32.vhd | 32-bit to 32-bit unpacker |
| unpack_128_to_32.vhd | 128-bit to 32-bit unpacker |
| vid_sync_regen.vhd | Video sync generator |
| vid_frame_buffer.vhd | Top-level component |
| vid_frame_buffer_bench.vhd | Top-level test bench |

⁵ A larger burst size is advised for synchronous memory types to reduce page-breaks. A burst size of 4 is shown for example only.



Functional Testing

An example VHDL testbench is provided for use in a suitable VHDL simulator. The compilation order of the source code is the same order as described in the source file description above.

The VHDL testbench instantiates the VID_FRAME_BUFFER component and the user may modify the generic parameters in order to set up the desired test conditions.

The source video for the simulation is generated by the video source-reader component. This component reads a text-based file which contains the RGB pixel data. The text file is called <code>video_in.txt</code> and should be placed in the top-level simulation directory.

The file *video_in.txt* follows a simple format which defines the state of signals: *pixin_val*, *pixin_sof*, and *pixin* on a clock-by-clock basis. An example file for a 24-bit/pixel input source might be the following:

```
1 1 000000 # pixel 0, frame 0

1 0 111111 # pixel 1, frame 0

0 0 000000 # don't care!

1 0 222222 # pixel 2, frame 0

1 0 333333 # pixel 3, frame 0

.

1 1 000000 # pixel 0 frame 1

1 0 111111 # pixel 1 frame 1 etc.
```

In this example, the first line of the $video_in.txt$ file asserts the input signals pixin_val = 1, pixin_sof = 1, and pixin = 0x000000, the second line asserts the input signals pixin_val = 1, pixin_sof = 0, and pixin = 0x1111111 etc.

The simulation must be run for at least 30 ms during which time an output text file called <code>video_out.txt</code> will be generated. This file contains a sequential list of output pixels in a similar format. Each line defines the state of the signals: <code>pixout_val</code>, <code>pixout_vsync</code>, <code>pixout_hsync</code> and <code>pixout</code>. An example output file might be:

```
1 1 1 000000 # pixel 0, frame 0, line 0
1 0 0 111111 # pixel 1, frame 0, line 0
1 0 0 222222 # pixel 2, frame 0, line 0
1 0 0 333333 # pixel 3, frame 0, line 0
1 0 0 444444 # pixel 4, frame 0, line 0
1 0 0 555555 # pixel 5, frame 0, line 0
1 0 0 666666 # pixel 6, frame 0, line 0
1 0 0 777777 # pixel 7, frame 0, line 0
1 0 1 000000 # pixel 0, frame 0, line 1
1 0 0 111111 # pixel 1, frame 0, line 1
.
1 1 000000 # pixel 0, frame 1, line 0
1 0 0 000000 # pixel 1, frame 1, line 0 etc.
```

In the example test provided, a series of 8 frames of QVGA (320x240) as 24-bit RGB video are buffered in the VFB. Each video frame is numbered 1 to 4 in sequence to ensure that the frame output order is correct. The results of the simulation are shown in Figure 9.



Figure 9: VFB simulation output - 8 frames in sequence



Synthesis

The files required for synthesis and the design hierarchy is shown below:

- vid_frame_buffer.vhd
 - O vid in reg.vhd
 - O vid async fifo.vhd
 - O vid align frame.vhd
 - O vid pack128.vhd
 - pack_16_to_32.vhd
 - pack_24_to_32.vhd
 - pack_32_to_32.vhd
 - pack_32_to_128.vhd
 - O vid_sync_fifo.vhd
 - ram_dp_w_r.vhd
 - vid_sync_fifo_reg.vhd
 - O vid_frame_fifo.vhd
 - vid_mem_write.vhd
 - vid mem read.vhd
 - O vid mem arb.vhd
 - pipeline_reg.vhd
 - vid_sync_fifo.vhd
 - ram_dp_w_r.vhd
 - vid sync fifo reg.vhd
 - O vid_unpack128.vhd
 - unpack_32_to_16.vhd
 - unpack_32_to_24.vhd
 - unpack_32_to_32.vhd
 - unpack_128_to_32.vhd
 - O vid_sync_regen.vhd
 - o vid_out_reg.vhd
 - pipeline_reg.vhd

The VHDL core is designed to be technology independent. However, as a benchmark, synthesis results have been provided for the Xilinx Virtex 5 and the Altera Stratix III series of FPGA devices. The lowest and highest speed grade devices have been chosen in both cases for comparison.

No special synthesis constraints are required. However, setting frame repeat mode to false will generally result in a slightly faster design. Trial synthesis results are shown with the generic parameters set to: bits_per_pixel = 24, mem_start_addr = 0, mem_burst_size = 64, mem_frame_repeat = false.

Resource usage is specified after Place and Route.

VIRTEX 5

| VINTEX J | |
|------------------------------|---------------|
| Resource type | Quantity used |
| Slice register | 1829 |
| Slice LUT | 1106 |
| Block RAM | 8 |
| DSP48 | 0 |
| Clock frequency (worst case) | 246 MHz |
| Clock frequency (best case) | 336 MHz |

STRATIX III

| Resource type | Quantity used |
|------------------------------|---------------|
| Register | 2997 |
| ALUT | 1236 |
| Block Memory bit | 131472 |
| DSP block 18 | 0 |
| Clock frequency (worse case) | 290 MHz |
| Clock frequency (best case) | 323 MHz |

Revision History

| Revision | Change description | Date |
|----------|---|------------|
| 1.0 | Initial revision | 02/02/2010 |
| 1.1 | Added practical design considerations section | 04/03/2010 |
| 1.2 | Moved to 128-bit version | 25/02/2011 |
| 1.3 | Parameters: pixels_per_line, lines_per_frame and words_per_frame are now programmable | 08/04/2011 |
| | | |