

Key Design Features

- Synthesizable, technology independent VHDL IP Core
- 16-bit signed input and output data samples
- Accepts either complex or real inputs
- Precision Digital Down Converter with 80 dB SFDR
- DDS Frequency resolution of F_s / 2³²
- DDS Phase resolution of 2pi / 2¹²
- Programmable tone centre frequency and detection bandwidth
- Detection bandwidth range from 0.005 to 0.03 x Fs
- Choice of low pass filter responses
- Typical FPGA sample rates of up to 200 MHz¹

Applications

- Touch tone decoding (e.g. DTMF tones)
- Precision frequency monitoring and control
- Complex digital down conversion
- FSK / OOK / ASK demodulation

Generic Parameters

Generic name	Description	Туре	Valid range
gain	Internal gain setting (compensates for low amplitude input signals)	integer	0: x 1 1: x 2 2: x 4 3: x 8
dithering	Enable phase dithering in DDS component	boolean	TRUE / FALSE
seed	Seed for random number generator in DDS component	std_logic vector	0 < seed < 2 ³²
use_complex	Enable complex or real data samples	boolean	TRUE: use ports <i>i_in</i> and <i>q_in</i> FALSE: use port <i>i_in</i> only
filter_type	Low-pass filter response type	integer	0: min B/W 3: max B/W
threshold	Tone detect threshold	integer	0 to 65535

Block Diagram





Pin-out Description

Pin name	<i>I/O</i>	Description	Active state
clk	in	Sample clock	rising edge
reset	in	Asynchronous reset	low
en	in	clock enable	high
phase_inc [31:0]	in	Phase increment as an unsigned 32-bit number (controls tone centre frequency)	data
i_in [15:0]	in	Real (In-phase) input data samples as a 16-bit signed number	data
q_in [15:0]	in	Imaginary (Quadrature) input data samples as a 16-bit signed number	data
i_out [15:0]	out	Output data samples as a 16-bit signed number	data
q_out [15:0]	out	Output data samples as a 16-bit signed number	data
mag_out[15:0]	out	Magnitude of complex output	data
tone_present	out	Tone present flag	high

General Description

TONE_DEC is a precision tone decoder with the capacity to support either real or complex data samples. Samples are first mixed-down to baseband before subsequent filtering and tone detection. Figure 1 shows the basic architecture and signal paths.

The centre frequency of the tone is fully programmable and is generated by a local oscillator (DDS). The DDS has an SFDR of better than 80 dBs (with phase dithering) and a theoretical SNR of approximately 100 dBs.

¹ Xilinx® Virtex 6 FPGA used as a benchmark



Precision Tone Decoder Rev. 1.3

After down-conversion, the I and Q signal paths are filtered to remove components above the tone of interest. The characteristics of these filters may be changed depending on the desired detection bandwidth and response time.

Finally, a power function is used to compute the relative magnitude of the signal after filtering. If the complex input signal contains the tone of interest, then the relative output magnitude, *mag_out*, will be greater. The generic parameter *threshold*, is a 16-bit unsigned integer that generates the *tone_present* flag when the magnitude has reached a sufficient level.

Tone centre frequency

The frequency of the local oscillator is controlled by the signal *phase_inc*. The phase increment may be calculated using the formula:

$$\Phi_{INC} = \left(F_{OUT} * 2^{32}\right) / F_s$$

Where F_{OUT} is the desired waveform output frequency and F_{s} is the sampling frequency. Note that an *integer* value for the phase increment must be used. As an example, consider a 100 MHz sample clock with a desired local oscillator frequency of 6.197 MHz. The phase increment would be calculated as (6.197 * $2^{32})$ / 100 + 0.5 = 266159123. The minimum and maximum local oscillator frequencies are given by the following formulas:

$$F_{MIN} = F_{S} / 2^{32}$$
 , $F_{MAX} = F_{S} / 2$

As an example, a 100 MHz sample clock would allow a minimum local oscillator frequency of 0.0233 Hz. Conversely, the maximum frequency the local oscillator can generate is given by the Nyquist / Shannon sampling theorem ($F_{\rm s}$ / 2).

Low pass I/Q filters

After digital down conversion, the I and Q paths are filtered using a pair of IIR filters. Note that as these filters are recursive in nature, then the resulting output phase is non-linear. This must be taken into consideration if subsequent signal processing is to be done on the complex outputs.

In total, there are four separate filter responses that may be selected using the generic parameter *filter_type*. Figure 2 shows the different filter responses for each setting.

Filter (a) is characterized by a very narrow bandwidth and a long impulse response time. Conversely, filter (d) has a much wider bandwidth with a shorter response time. The table below outlines these parameters in more detail.

Filter type	-3dB cutoff frequency	Approximate Response time
0 : (a)	0.005 * (F _s / 2)	300 samples
1: (b)	0.01 * (F _s / 2)	150 samples
2 : (c)	0.02 * (F _s / 2)	75 samples
3 : (d)	0.03 * (F _s / 2)	50 samples



Figure 2: Low-pass filter responses. The -3dB cutoff points are: (a) 0.005, (b) 0.001, (c) 0.02 and (d) 0.03 rads/sample

Note that it is important that the full 16-bit dynamic range of the tone decoder inputs is used in order for the low-pass filters to function optimally. For input samples with lower numbers of significant bits, the generic *gain* parameter may be adjusted accordingly.

Functional Timing

Figure 3 shows the operation of the tone decoder during normal operation. In this particular example, the *threshold* has been set to 0x400 and *use_complex* has been set to *false*. This means that only the 'I' signal path is used with 'Q' unused.

Notice that the *tone_present* flag is asserted high when the output magnitude exceeds the threshold. The threshold value may be adjusted in order to alter the sensitivity of detection circuit. This may be necessary depending on the input signal dynamic range and the chosen filter type. The waveforms also show the action of the clock-enable signal *en*.



Samples are clocked on a rising clock-edge when en is high.

clk												
en	· · · ·		I	I	1	ı	i	1	<u>`</u>		1	
i_in	0x1FD7	X 0x0808	0xEFF4		X 0xC253	0xAE67		0x8FD6	×	0x8644	0x8103	V 0x8042
q_in	7//////	///////	8///////	Y//////	X///////	8///////	8///////	8///////	8//////		X//////	8///////
i_out	0x127A	X 0x1297	0x12B5	X 0x12D5	0x12F8		0x1347	0x1371	\succ	0x139B	X 0x13C4	0x13EB
q_out	X0x1857	0x18B4	X 0x190D	0x1963	0x19B8	V 0x1A0C	0x1A61	0x1AB8	X	0xj1B12	0x1B6F	0x1BCF
mag_out	X 0x03A5	X 0x03BB		0x03E7	V 0x03FD	V 0x0413	X 0x042E	3 0x0443	X	0x045D	V 0x0477	0x0492
tone_present	I I		1 1	1	1 1		ı	1 1	ı	1	1 1	I I

Figure 3: Tone decoder signal timing showing tone_present flag and the action of clock-enable

Source File Description

All source files are provided as text files coded in VHDL. The following table gives a brief description of each file.

Source file	Description
sincos16.vhd	SIN/COS look-up table
dds16.vhd	16-bit DDS component
ddc16.vhd	16-bit digital down converter
iir_biquad.vhd	IIR filter
lpf.vhd	Dual-channel low-pass I/Q filter
tone_dec.vhd	Top-level component
tone_dec_bench.vhd	Top-level test bench

Functional Testing

An example VHDL testbench is provided for use in a suitable VHDL simulator. The compilation order of the source code is as follows:

- 1. sincos16.vhd
- 2. dds16.vhd
- 3. ddc16.vhd
- 4. iir_biquad.vhd
- Ipf.vhd
- 6. tone_dec.vhd
- 7. tone_dec_bench.vhd

The VHDL testbench instantiates the tone decoder component and also a separate DDS that provides the source input signal. The tone frequency of the source signal may be modified by adjusting the phase increment of the DDS accordingly.

In the example test provided, the tone decoder is configured to use filter type '1' with the magnitude threshold set to 1024. The system clock period is set to 100 MHz.

The tone frequency is set to 3MHz and the test sequences through a series of tones in 2 us intervals. The sequence is: 1 MHz, 2 MHz, 3 MHz, 4 MHz, 5 MHz, 4 MHz, 3 MHz \dots etc.

The simulation must be run for at least 1 ms during which time the output magnitude samples will be captured to a text file called *tone_dec_out.txt*.

Synthesis and Implementation

The files required for synthesis and the design hierarchy is shown below:

•	ton	e_dec.vhd	
	0	ddc16.vl	nd
		dds	16.vhd
		•	sincos16.vhd
	0	lpf.vhd	
		■ iir_	biquad.vhd

The VHDL IP Core is designed to be technology independent. However, as a benchmark, synthesis results have been provided for the Xilinx® Virtex 6 and Spartan 6 FPGA devices. Synthesis results for other FPGAs and technologies can be provided on request.

Note that setting the parameter *use_complex* to 'false' will result in a saving of hardware multiplier components.

Trial synthesis results are shown with the generic parameters set to: gain = 0, seed = 0x14FFDE78, dithering = true, use_complex = false, filter_type = 0, threshold = 1024.

Resource usage is specified after place and route.

VIRTEX 6

Resource type	Quantity used
Slice register	328
Slice LUT	452
Block RAM	1
DSP48	18
Occupied slices	156
Clock frequency (approx)	200 MHz

SPARTAN 6

Resource type	Quantity used
Slice register	324
Slice LUT	416
Block RAM	2
DSP48	18
Occupied slices	138
Clock frequency (approx)	120 MHz



Revision History

Revision	Change description	Date
1.0	Initial revision	29/10/2009
1.1	Updated block diagram	17/03/2010
1.2	Modified the DDS LUT to use 12-bits internally in order to reduce Block RAM usage. Updated synthesis results	29/12/2011
1.3	Added the gain generic parameter and optimized the IIR filter for speed	25/02/2015