

FEATURES

High Speed: 10 Bits in $4\mu\text{s}$ Max
Error Relative to Full Scale: $\pm\frac{1}{2}\text{LSB}$
User Choice of Unipolar or Bipolar Input
Small $2'' \times 3'' \times 0.4''$ Module

GENERAL DESCRIPTION

The ADC1109 is a high speed analog-to-digital converter packaged in a compact $2'' \times 3'' \times 0.4''$ module. It uses the successive approximations technique to perform complete 10 bit conversion in less than $4\mu\text{s}$ with $\pm\frac{1}{2}\text{LSB}$ relative accuracy.

The ADC1109 can be configured by the user to accept either unipolar or bipolar input signals and to produce Binary, Offset Binary, or Two's Complement coded outputs. The data outputs are fully DTL/TTL compatible and are available in both parallel and serial form.

TIMING

As shown in Figure 1, the "0" to "1" transition of the CONVERT COMMAND input sets the MSB output to Logic "0" and the STATUS, MSB, and BIT 2 through BIT 10 outputs to Logic "1". Nothing further happens until the CONVERT COMMAND returns to Logic "0", at which time the conversion proceeds.

With the MSB in the Logic "0" state, the internal digital-to-analog converter's output is compared with the analog input. If the D/A output is less than the analog input, the first "0" to "1" clock transition resets the MSB to Logic "1". If the D/A output is greater than the analog input, the MSB remains at Logic "0".

The first "0" to "1" clock transition also sets the BIT 2 output to Logic "0" and another comparison is made. This process con-



tinues through each successive bit until the BIT 10 (LSB) comparison is completed. At this time the STATUS output returns to Logic "0" and the conversion cycle ends.

The SERIAL DATA output is of the non-return-to-zero (NRZ) type. The data is available, MSB first, 40ns after each of the ten "0" to "1" clock transitions.

ZERO AND OFFSET CALIBRATION

For unipolar units set the input voltage precisely to $+0.0049\text{V}$ and adjust the $20\text{k}\Omega$ zero potentiometer until the converter is just on the verge of switching from 0000000000 to 0000000001.

For bipolar units set the input voltage precisely to -4.9951V and adjust the 250Ω variable offset resistor until Offset Binary coded units are just on the verge of switching from 0000000000 to 0000000001, and Two's Complement coded units are just on the verge of switching from 1000000000 to 1000000001.

GAIN CALIBRATION

Set the input voltage precisely to $+9.9853$ for unipolar units or $+4.9853\text{V}$ for bipolar units. Note that these values are $1\frac{1}{2}\text{LSB}$'s less than nominal full scale. Adjust the 25Ω variable gain resistor until binary and offset binary coded units are just on the verge of switching from 1111111110 to 1111111111 and Two's Complement coded units are just on the verge of switching from 0111111110 to 0111111111.





Figure 1. Timing Diagram



ADJUSTMENT CONNECTIONS

SPECIFICATIONS

(typical @ +25°C and rated supply voltages, unless otherwise noted)

MODEL	ADC1109
RESOLUTION	10 Bits
CONVERSION TIME¹	3.8 μ s (4 μ s max.)
ACCURACY²	
Error Relative to Full Scale	$\pm 1/2$ LSB
Quantization Error	$\pm 1/2$ LSB
Differential Nonlinearity Error	$\pm 1/2$ LSB
TEMPERATURE COEFFICIENTS	
Gain	± 30 ppm/ $^{\circ}$ C of Reading (± 50 ppm/ $^{\circ}$ C max)
Zero (Unipolar Inputs)	$\pm 200\mu$ V/ $^{\circ}$ C ($\pm 300\mu$ V/ $^{\circ}$ C max)
Offset (Bipolar Inputs)	$\pm 200\mu$ V/ $^{\circ}$ C ($\pm 300\mu$ V/ $^{\circ}$ C max)
Differential Nonlinearity	± 7 ppm/ $^{\circ}$ C (± 1 ppm/ $^{\circ}$ C max)
INPUT VOLTAGE RANGES	± 5 V, 0 to +10V
INPUT IMPEDANCE	10k Ω
CONVERT COMMAND	Positive Pulse, TTL Compatible, 100ns min Width
PARALLEL DATA OUTPUT	
Unipolar Inputs	Positive True Binary
Bipolar Inputs	Positive True Offset Binary or Two's Complement
SERIAL DATA OUTPUT³	
Unipolar Inputs	Positive True Binary
Bipolar Inputs	Positive True Offset Binary TTL Compatible, NRZ Format, MSB First
STATUS OUTPUT	Logic "1" During Conversion, TTL Compatible
CLOCK OUTPUT	TTL Compatible, 190ns Width
LOGIC FANOUTS AND LOADING	
Convert Command	1TTL Load
Parallel Data Outputs	5TTL Loads/Bit
Status Output	8TTL Loads
Serial Data Output	6TTL Loads
Clock Output	10TTL Loads
ADJUSTMENT RANGES	
Gain	± 5 LSB
Zero	± 10 LSB
Offset	± 10 LSB
POWER REQUIREMENTS	+5V dc $\pm 5\%$ @ 25mA (135mA, max) +15V dc $\pm 3\%$ @ 35mA (40mA, max) ³ -15V dc $\pm 3\%$ @ 35mA (40mA, max)
POWER SUPPLY SENSITIVITY	
Gain (to +15V Supply)	± 7.5 mV/V (± 15 mV/V, max)
Zero (to +15V Supply)	± 15 mV/V (± 20 mV/V, max)
(to -15V Supply)	± 5 mV/V (± 10 mV/V, max)
Offset (to +15V Supply)	± 400 mV/V (± 500 mV/V, max)
(to -15V Supply)	± 5 mV/V (± 10 mV/V, max)
TEMPERATURE RANGE	
Operating	0 to +70 $^{\circ}$ C
Storage	-55 $^{\circ}$ C to +85 $^{\circ}$ C

¹ Conversion time is measured from trailing edge of the convert command to² Warmup time to rated accuracy is 5 minutes.

³ Values shown are for the unipolar mode; values for the bipolar mode are 45mA (50mA, max).

Specifications subject to change without notice.

ANALOG INPUT	DIGITAL OUTPUT
	BINARY CODE
+9.9902V	111111111
+5.0000V	100000000
+1.2500V	001000000
+0.0098V	000000001
+0.0000V	000000000


Table I. Nominal Unipolar Input-Output Relationships

ANALOG INPUT	DIGITAL OUTPUT	
	OFFSET BINARY	TWO'S COMPLEMENT
+4.9902	111111111	011111111
+2.5000	110000000	010000000
0.0000	100000000	000000000
-2.5000	010000000	110000000
-5.0000	000000000	100000000

Table II. Nominal Bipolar Input-Output Relationships

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).




Pins are installed only in shaded hole locations.

Pins are half hard brass, gold plated per MIL-G-45204B, Class I, Type II. Pin Diameter is 0.019" (0.483mm) ± 0.001 " (0.025mm).

For plug-in mounting card 4.000" (101.6mm)
x 4.500" (114.3mm), order Board No. AC-1520

BLOCK DIAGRAM AND PIN DESIGNATIONS



SERIAL DATA OUTPUT

The serial data output, available on pin 15, is of the non-return-to-zero format. The data is transmitted MSB first and is Binary coded for unipolar units and Offset Binary coded for bipolar units.

Figure 3, shown below, indicates one method for transmitting data serially using only three wires (plus a digital ground). The data is clocked into a receiving shift register using the delayed clock output of the ADC1109.




Figure 3. Serial Data Transmission