

DI CMOS Protected Dual SPST Analog Switch


FEATURES

Latch-Proof DI CMOS

Overvoltage-Proof: V_{SUPPLY} ±25V Superior DG-200 Replacement Break-Before-Make Switching Action

 R_{ON} : 100 Ω max over Full Temperature Range

Direct TTL/CMOS Interface




GENERAL DESCRIPTION

The ADG200 is a dual single-pole-single-throw analog switch. In the ON condition, the switch conducts current in either direction, maintaining nearly constant ON resistance over the entire analog signal range. In the OFF condition, the switch blocks voltages of peak values equal to the switch V+ and V-supplies. Switch action is break-before-make. The digital inputs interface directly to TTL or CMOS logic over the full operating temperature range.

Fabricated using an advanced monolithic dielectrically-isolated CMOS process, the ADG200 is a superior plug-in replacement for the DG200. The ADG200 provides additional advantages (over the DG200) of: overvoltage protection to $\pm 25 \,\mathrm{V}$ beyond the power supplies, total latch-free operation, much lower power dissipation (30mW max) and faster switching time.

PIN CONFIGURATION



SWITCH STATES ARE FOR LOGIC "1" INPUT (POSITIVE LOGIC)

ORDERING INFORMATION

	Commercial 0 to +70°C		ustrial o +85°C	Military -55°C to +125°C				
	Plastic	Ceramic	TO-100	Ceramic	TO-100			
•	ADG200CJ	ADG200BP	ADG200BA	ADG200AP	ADG200AA ADG200AA/883			

Note: "/883" version is 100% screened to MIL-STD-883, class B as per note 7, page 310S.

SPECIFICATIONS

		E .	<u> </u>		MAX I					TEST CONDITIONS ⁸ Unless Noted V ₁ = +15V		
	_	TYP ¹		A, AP Suff			A, BP/CJ S					Unless Noted $V_1 = +15V$
CHARACTERISTI	С	+25°C	-55°C2	+25°C	+125°C	-25/0°C2	+25°C	+85/70°C2	UNITS	$V_2 = -15V, GND = 0V$,	
SWITCH rds(on)	Drain-Source ON Resistance	60 40	70 70	70 70	100 100	80 80	80 80	100 100	Ω	$V_{D} = 10V$ $V_{D} = -10V$	$V_{IN} = 0.8V$ $I_{S} = 0.1mA$	
I _{S(OFF)}	Source OFF Leakage Current	0.2 -0.2	500 -500	2 -2	500 -500	500 -500	5 -5	500 -500		$V_S = 10V, V_D = -10V$ $V_S = -10V, V_D = 10V$	V _{IN} ≈ 2.4V	
I _{D(OFF)}	Drain OFF Leakage Current Channel ON	0.3 -0.3 0.1	500 -500 500	2 -2 2	500 -500 500	500 -500 500	5 -5 2	500 -500 500	nΑ	$V_D = 10V, V_S = -10V$ $V_D = -10V, V_S = 10V$ $V_D = V_S = 10V$	V _{IN} = 0.8V	
2(0.1)	Leakage Current	~0.1	-500	-2	-500	-500	-2	-500		$V_D = V_S = -10V$	VIN = 0.8V	
INPUT I _{INH}	Input Current Input Voltage High		-10 10	-1 1	-10 10	-10 10	-1 1	-10 10	μΑ	$V_{IN} = 2.4V$ $V_{IN} = 15V$		
I _{IN(PEAK)} ⁴	Peak Input Current Required for Transition			NO	T APPLICA	BLE ⁴						
I _{INL}	Input Current Input Voltage Low		-10	-1	-10	-10	-1	-10	μΑ	V _{IN} = 0V		
DYNAMIC					·							
ton	Turn-ON Time ⁵	300		1000 ²			1000 ²		ns	$V_{IN} = 3.5V \text{ to } 0V$	$R_L = 1k\Omega$, $C_L = 35pI$ $V_S = \pm 5V$	
t _{OFF}	Turn-OFF Time ⁵	120		500 ²			500²			$V_{IN} = 0V \text{ to } 3.5V$		
C _{S(OFF)}	Source OFF Capacitance	11		****				.,	pF	$V_S = 0V$, $V_{IN} = 5V$		
C _{D(OFF)}	Drain OFF Capacitance	11							pF	$V_D = 0V$, $V_{IN} = 5V$	f = 140kHz	
C _{D(ON)} + C _{S(ON)}	Channel ON Capacitance	28							pF	$V_{D} = V_{S} = 0V$ $V_{IN} = 0V$		
OFF Isolation ⁶		64							dB	$V_{IN} = 5V$, $R_L = 1k\Omega$, $Q_{S} = 7V_{rms}$, $f = 500kH$	$ 5V, R_L = 1k\Omega, C_L = 15pF $ $7V_{rms}, f = 500kHz $	
SUPPLY I ₁	Positive Supply Current	0.02	2	1	2	2	1	2				
I ₂	Negative Supply Current	-0.02	-2	-1	-2	-2	-1	-2	mA mA	Both Channels ON; V _{IN} = 0V		
I,	Positive Supply Current	0.1	2	1	2	2	1	2	mA			
12	Negative Supply Current	-0.02	-2	~1	2	-2	-1	-2	mA	Both Channels OFF; V _{IN} = 5V		

ABSOLUTE MAXIMUM RATINGS

V _{IN} (Digital Input) to Ground0.3V, V ₁
V_S or V_D to V_1
(1 second surge) +25V, -40V
(continuous)
V_S or V_D to V_2
(1 second surge)
(continuous)
V_1 to Ground0.3V, +17V
V ₂ to Ground+0.3V, -17V
Current, Any Terminal Except S or D 30mA
Current, S or D
Current, S or D Pulsed
(1ms, 10% duty cycle max)

125°C	5 C	0								ıre		. ~ ~			
, ~	Cto	-55	 •	•		•	٠	 			ıx .	Suf	, Al	A	
+85°C	5°C to	25	 					 			ix	Suff	, BP	\mathbf{B}	
+70°C	0°C to	0	 					 				ïx	Suff	CJ	
											ature				St
125°C	°C to	-65°	 					 				ix	Suff	CJ	
150°C	°C to	-65°						 				ers .	Oth	Al	
								*(:	age	ack	on (P	sipati	Dis	we	Po
50mW								 				an*	tal (M	
25mW			 					 	**	IP*	nic D	Cerai	Pin	14	
70mW								 	**.	**	c DII	Plast	Pin	14	
25 70	od circu		 •				•	 	**	IP* •**	nic D c DII	Cerai Plasti	Pin Pin	14	•

- Devices with all leads welded or soldered to printed circuit board Derate 6mW/°C above +75°C Derate 11mW/°C above +75°C Derate 6.5mW/°C above +25°C

NOTES:

Typical values for information only, not guaranteed or production tested.

Guaranteed, not subject to 100% production test.

Jp(ON) is leakage from driver gate into ON switch.

Digital inputs are MOS gates. Typical leakage (+25°C) is less than 1 na noamp. This is in contrast to other designs which require typically 150µA to switch.

Switch action is guaranteed break-before-make.

OFF solation (dB) = 20 log V_S/V_D where V_S = input to OFF switc1 and V_D = output.

^a Functional operation is possible for supply voltages less than ±15V, but the input logic switching threshold will shift (see page 312S).

Specifications subject to change without notice.

CAUTION:

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



CIRCUIT DESCRIPTION




Figure 1. Schematic Diagram (1 of 2 channels)

CMOS devices make excellent analog switches; however, problems with overvoltage and latch-up phenomenon necessitate protection circuitry. However, these protection circuits either cause degradation of important switch parameters such as R_{ON} or leakage, or provide only limited protection in the event of overvoltage.

The ADG200 switch utilizes a dielectrically-isolated CMOS fabrication process to eliminate the four-layer structure found in junction-isolated CMOS, thus providing latch-free operation.

A typical switch channel is shown in Figure 1. The output switching element consists of device numbers 17 and 20. Operation is as follows: for an "ON" switch, the gate of device 20 is \hat{V}_1 and the gate of device 17 is V_2 from the driver circuits. Device numbers 14, 15, and 16 are "OFF" and numbers 18 and 19 are "ON". Hence, the back-gates of the P- and N-channel output devices (numbers 17 and 20) are tied together and floating. Floating the output switch back-gates with the signal input provides a flatter R_{ON} versus V_S response.

For an "OFF" switch, device numbers 18 and 19 are "OFF", and the back-gates of devices 17 and 20 are tied through $1k\Omega$ resistors R_3 and R_4 to the respective supply voltages through the "ON" devices 14, 15, and 16.




Figure 2. ADG200 Output Switch Diode Equivalent Circuit

If a voltage is applied to the S or D terminals which exceeds V_1 or V_2 , the S- or D-to-back-gate diode is forward biased; however, R_3 and R_4 provide current limiting action (Fig. 2).

Consequently, without external current limiting resistance (or increased R_{ON}), the ADG200 series switches provide:

- 1. Latch-proof operation.
- Overvoltage protection 25V beyond the V₁ or V₂ supply voltage.

An equivalent circuit of the output switch element in Figure 2 shows that, indeed, the $1k\Omega$ limiting resistors are in series with the back-gates of the P- and N-channel output devices — not in series with the signal path between the S & D terminals.


In some applications it is possible to run on a parasitic NPN (drain to back-gate to source of the N-channel) transistor which causes device destruction under certain conditions. This case will only manifest itself when a negative overvoltage (and not a positive overvoltage) exists with another voltage source on the other side of the switch. Current limitation through external resistors (200 Ω) or the output of op amps will prevent damage to the device.

TYPICAL PERFORMANCE CHARACTERISTICS

MECHANICAL INFORMATION

Dimensions shown in inches and (mm).

14-PIN CERAMIC DIP



LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH
LEADS ARE GOLD PLATED (50 MICROINCHES MIN.) KOVAR OR ALLOY 42

500 V1 = +15V **VIN** = 0V TO 5V V₂ = -15V 400 SWITCHING TIME 300 toff 100 0 L 25 45 65 105 125 85 TEMPERATURE - °C

Figure 3. Switching Time vs. Temperature






Figure 4. Input Logic Threshold vs. Power Supply Voltage

14-PIN PLASTIC DIP



BONDING DIAGRAM

Dimensions shown in inches and (mm).



NOTES: 1. BOND GND PIN FIRST TO MINIMIZE ESD HAZARD. 2. BONDING PADS ARE 0.004 \times 0.004 INCHES (0.102 \times 0.102mm).

TO-100

