2147 4096 Bit (4096 x 1) HMOS Static RAM

FEATURES

- High speed -- 55ns maximum access time
- Automatic low-power standby 550mW (2147L)
- . Completely static no clock required
- Single +5V supply
- · TTL compatible inputs and outputs
- · Three-state output
- HMOS Process technology
- · Industry standard 2147 pin compatible

GENERAL DESCRIPTION


The Intersil 2147 is a low power, high-speed 4096-bit static RAM organized 4096 words by 1 bit. It is an advanced version of the industry standard 2147, fabricated using Intersil's HMOS single-layer poly selective-oxidation process. Innovative design techniques result in minimum cell area and optimum circuit performance.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

An automatic low-power standby mode is controlled by chip select (\overline{S}) ; less than one cycle time after \overline{S} goes high, power dissipation drops from a maximum of 160mA to 20mA (2147).

The basic device operates over the 5V \pm 10% range with a worst-case access time of 70ns. A "-3" device is available with a worst-case access time of 55ns.

The Intersil 2147 is supplied in an 18-pin package with industry standard pin configuration.



ABSOLUTE MAXIMUM RATINGS1

SYMBOL	DESCRIPTION	MIN	MAX	UNITS	NOTES
V _{IN}	Voltage on any Pin Relative to GND	−1.5	+7	٧	2
Tos	D.C. Output Current		20	mA	
STORE	Storage Temperature	-65	+150	°C	
talas	Ambient Temperature Under Bias	-10	+85	°C	
P _D	Power Dissipation		1	W.	

NOTES:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of
 the device at these or any other conditions exceeding those indicated in the operational sections of this specification is not implied.
 Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.
- 2. This device contains internal circuitry to protect against damage due to static charge. Conventional precautions should be observed, however, during storage, handling, and use to avoid exposure to excessive voltages.

ELECTRICAL PARAMETERS VCC = 5V ± 10 %, TA = 0°C to +70°C, unless otherwise noted

SYMBOL	DESCRIPTION	MIN	MAX	UNITS	TEST CONDITONS
ViH	Input HIGH Voltage	2.0	6.0	V	
VIL	Input LOW Voltage	- 1.0	0.8	V	
Voн	Output HIGH Voltage	2.4		V	IOH = +4.0 mA
V _{OL}	Output LOW Voltage		0.4	V	IOL = 8mA
I _{IL}	Input Leakage Current		10	μА	$V_{CC} = 5.5V$, GND $\leq VIN \leq VCC$
OLK	Output Leakage Current		50	μА	$V_{CC} = 5.5V$, $\overline{S} = VIH$, $\overline{GND} \le VO \le 4.5V$
los	Output Short Circuit Current	- 200	200	mA	V _{OUT} = GND to V _{CC}

		MAXI	MUM VAL			
SYMBOL	DESCRIPTION	2147-3	2147L	2147	UNITS	NOTES
ICCOP1	Operating Supply Current	170	135	150	mA	1, 2
ICCOP2	Operating Supply Current	180	140	160	mA	2, 3
ICCSB	Standby Supply Current	30	10	20	mA	4
ICCPON	Peak Power-On Supply Current	70	30	50	`mA	5

NOTES:

- 1. VCC = 5.5V, $\overline{S} = VIL$, IO = 0
- 2. TA = 25°C
- 3. TA = 0°C
- 4. VCC = 4.5 to 5.5V, $\vec{S} = VIH$

5. VCC = GND to 4.5V, \$\overline{S}\$ = lower of VCC or VIH min. A pullup resistor on \$\overline{S}\$ is required during power-on in order to keep the device deselected; otherwise ICCPON approaches ICCOP. VCC slew ≥ 1V/µs.

TIMING PARAMETERS VCC = 5V ±10%, TA = 0°C to +70°C, unless otherwise noted1, 4


	DESCRIPTION	JEDEC	2147		2147-3			
SYMBOL		SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
	READ CYCLE							
t _{rc}	Read Cycle Time		70		55		1	
taa	Address Access Time	TAVQV		70		55]	
t _{acs1}	Chip Select Access Time	TSLQV		70		55]	2
t _{acs2}	Chip Select Access Time	TSLQV		80		65	1	3
ton	Output Hold from Address Change	TAXQX	5		5]	
t _{iz}	Chip Selection to Output Enabled	TSLQX	10		10]	
t _{hz}	Chip Deselection to Output Disabled	TSHQZ	0	40	0	40		
t _{pu}	Chip Selection to Power Up Time		0		0		1	
t _{pd}	Chip Deselection to Power Down Time			30		30	ns	
	WRITE CYCLE						7 "	
twc	Write Cycle Time		70		55			
t _{cw}	Chip Selection to End of Write	TSLWH	55		45			
taw	Address Valid to End of Write	TAVWH	55		45		1	
tas	Address Setup Time	TAVWL	0		0			
twp	Write Pulse Width	TWLWH	40		35]	
t _{wr}	Write Recovery Time	TWHAX	15		10]	
dw	Data Valid to End of Write	TDVWH.	30		25			
t _{dh}	Data Hold Time	TWHDX	10		10]	
twz	Write Enabled to Output Disabled	TWLQZ	0	35	0	30]	L
tow	Output Active from End of Write	TWHQX	0		0		1	l

NOTES:

- 1. $t_r = t_f = 10$ ns. Input and output timing reference level = 1.5V.
- 2. Device deselected for 55ns or more prior to selection.
- 3. Device deselected for a finite time less than 55ns prior to selection.
- Operating temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.

2147

TIMING DIAGRAMS



Notes: 1. Device is continuously selected, $\overline{S} = V_{IL}$. 2. Write Enable is high for read cycle, $\overline{W} = V_{IN}$.

Read Cycle (Chip Select) CHIP SELECT HIGH HIGH DATA OUT DATA OUT VALID t_{pd} ICCOP VCC CURRENT

Note: Address is valid prior to or coincident with \overline{S} transition low.

Write Cycle (W Controlled)

