M2114L 4096 Bit (1024x4) NMOS Static RAM

FEATURES


- Cycle Time Equal to Access Time
- Completely Static-No Clock Required
- Common Data Input and Output
- TTL Compatible inputs and Outputs
- 883A Class B Processing Available
- Single + 5 Volt Power Supply
- Maximum Access Time:
 - 200 ns (-2)
 - 300 ns (-3)
- Maximum Power Dissipation: –495mW
- Pin Compatible with Intel M2114
- Military Temperature Operation:
 - -55°C to +125°C

DESCRIPTION

The M2114L is a 4096-bit static Random Access Memory organized 1024 words x 4 bits. The storage cells and decode and control circuitry are completely static therefore, no clocks or refresh operations are required. Memory access occurs within the specified access time after all address inputs are stable. A Chip Select input is provided for simple memory array expansion.

The M2114L is pin and functionally compatible with the Intel M2114 series, and operations at 90mA over a $5V \pm 10\%$ range. The worst-case access time is 450ns with speeds of 300 ns (-3) and 200ns (-2) available.

The device is assembled in a standard 18-pin DIP for maximum system packing density.



ABSOLUTE MAXIMUM RATINGS

Operating Temperature55 °C	to + 125°C
Storage Temperature65° C	to +150°C
Voltage on Any Pin to Ground	
Power Dissipation	1W

NOTE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

TEST CONDITIONS: $T_A = -55$ °C to +125 °C, $V_{CC} = +5V \pm 10$ %

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS	
Input Load Current	INLD	V _{IN} = 0V to 5.5V		10		
Output Leakage Current	lolk	$\overline{S} = 2.4V,$		10	μΑ	
		$V_{I/O} = 0.4V \text{ to } V_{CC}$			<u> </u>	
Power Supply Current	lcc1	$V_{IN} = 5.5V,$		65		
, <u>.</u>		I _{I/O} = 0mA, T _A = +25°C		<u> </u>	- mA	
Power Supply Current	I _{CC2}	$V_{IN} = 5.5V,$		90	""	
•		$I_{I/O} = 0 \text{mA}, T_A = -55 ^{\circ}\text{C}$		1		
Input Low Voltage	VIL		-0.5	0.8		
Input High Voltage	V _{IH}		2.0	Vcc] v	
Output Low Voltage	V _{OL}	I _{OL} = 3.2mA		0.4		
Output High Voltage	Voн	$I_{OH} = -200 \mu A$	2.4	Vcc	7	

CAPACITANCE

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Input/Output Capacitance	C _{I/O}	$V_{I/O} = 0V$	5	
Input Capacitance	Cin	V _{IN} = 0V	5	DP.

NOTE: These parameters are periodically sampled, not 100% tested.

DEVICE OPERATION

When \overline{W} is high, the data input buffers are inhibited to prevent erroneous data from getting into the array. As long as \overline{W} remains high, the data stored cannot be changed by the addresses, Chip Select, or data I/O voltage levels and timing transitions. The block diagram also shows data storage cannot be changed by \overline{W} , the addresses, or the input data as long as \overline{S} is high. Either \overline{S} or \overline{W} by itself, or in conjuction with the other, can prevent the extraneous writing due to signal transitions.

A read occurs during the overlap of \overline{S} low and \overline{W} high. Data within the array can only be changed during a Write time, defined as the overlap of \overline{S} low and \overline{W} low. To prevent the loss of data, the addresses must be properly established during the entire Write time plus t_{Wr} .

AC CHARACTERISTICS

TEST CONDITIONS: $T_A = -55$ °C to +125 °C, $V_{CC} = +5V \pm 10\%$ $t_r = t_f = 10$ ns, $V_{IL} = 0.8V$, $V_{IH} = 2.0V$, Output Load = 1 TTL Gate and 100pF Input and Output Timing Reference Level = 1.5V

READ CYCLE


PARAMETER		M2114L2		M2114L3		M2114L		
	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Read Cycle Time	t _{rc}	200		300		450		
Access Time	t _{aa}		200		300		450	
S to Output Valid	t _{co}		70		100		100	
S to Output Active	t _{cx}	20		20		20		ns
Output Three-State from Deselect	totd	0	60	0	80	0	100	
Output Hold from Address Change	t _{oha}	50		50		50	•	

WRITE CYCLE


PARAMETER		M2114L2		M2114L3		M2114L		
	SYMBOL	MIN	MAX	MiN	MAX	MIN	MAX	UNITS
Write Cycle Time	t _{wc}	200]	300		450		
Write Time	t _w	120		150		200		
Write Release Time	t _{wr}	0		0		0		1
Output Three-State from Write	t _{otw}	0	60	0	80	0	100	7
Data to Write Time Overlap	t _{dw}	120		150		200		ns
Data Hold from Write Time	t _{dh}	0		0		0		1
Address Setup Time	taw	0		0		0		1
S Select Pulse Width	t _{cw}	120		150		200		1

TIMING DIAGRAMS

READ CYCLE (1)



WRITE CYCLE



Note: 1. W is high for a READ cycle.

