

INTERSIL

2N5515-2N5524 Monolithic Dual N-Channel JFET

1

ABSOLUTE MAXIMUM RATINGS (Note 1)

@25°C (unless otherwise noted)

Maximum Temperatures

Storage Temperature -65°C to +200°C

Maximum Power Dissipation ONE SIDE BOTH SIDES




Device Dissipation 250 mW 500 mW

@ Free Air Temperature 85°C 85°C

Linear Derating 3.85 mW/°C 7.7 mW/°C

Maximum Voltages & CurrentV_{GS} Gate to Source Voltage -40 VV_{GD} Gate to Drain Voltage -40 VI_G Gate Current 50 mA**FEATURES**

- Tight Temperature Tracking - $\Delta V_{GS} < 5 \mu\text{V}/^\circ\text{C}$
- Tight Matching -
 $V_{GS} < 5 \text{ mV}$
 $|I_G| < 10 \text{ nA} @ 125^\circ\text{C}$
 $g_{fs} < 3\%$
 $g_{oss} < .1 \mu\text{mho}$
- High Common Mode Rejection - CMRR < 100 db
- Low Noise - $e_n < 15 \text{ nV} / \sqrt{\text{Hz}} @ 10 \text{ Hz}$

**PIN
CONFIGURATION****CHIP
TOPOGRAPHY****ORDERING INFORMATION**

TO-72	WAFER	DICE
2N5515	2N5515/W	2N5515/D
2N5516	2N5516/W	2N5516/D
2N5517	2N5517/W	2N5517/D
2N5518	2N5518/W	2N5518/D
2N5519	2N5519/W	2N5519/D
2N5520	2N5520/W	2N5520/D
2N5521	2N5521/W	2N5521/D
2N5522	2N5522/W	2N5522/D
2N5523	2N5523/W	2N5523/D
2N5524	2N5524/W	2N5524/D
2N5525	2N5525/W	2N5525/d

2N5515 thru 2N5524

INTERSIL

ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

1

PARAMETER		MIN	MAX	UNITS	TEST CONDITIONS	
I_{GSS}	Gate Reverse Current (+ 25°C) (+150°C)		-250 -250	pA nA	$V_{GS} = -30\text{ V}$, $V_{DS} = 0$	
BV_{GSS}	Gate-Source Breakdown Voltage	-40		V	$I_G = 1\text{ }\mu\text{A}$, $V_{DS} = 0$	
V_p	Gate-Source Pinch-Off Voltage	-0.7	-4	V	$V_{DS} = 20\text{ V}$, $I_D = 1\text{ nA}$	
I_{DSS}	Drain Current at Zero Gate Voltage (Note 2)	0.5	7.5	mA	$V_{DS} = 20\text{ V}$, $V_{GS} = 0$	
g_{fs}	Common-Source Forward Transconductance (Note 2)	1000	4000	μmho	$V_{DS} = 20\text{ V}$, $V_{GS} = 0$	$f = 1\text{ kHz}$
g_{oss}	Common-Source Output Conductance		10	μmho	$V_{DS} = 20\text{ V}$, $V_{GS} = 0$	$f = 1\text{ kHz}$
C_{rss}	Common-Source Reverse Transfer Capacitance		5	pF	$V_{DS} = 20\text{ V}$, $V_{GS} = 0$	$f = 1\text{ MHz}$
C_{iss}	Common-Source Input Capacitance		25	pF	$V_{DS} = 20\text{ V}$, $V_{GS} = 0$	$f = 1\text{ MHz}$
\bar{e}_n	2N5515-19		30	nV/ $\sqrt{\text{Hz}}$	$VDG = 20\text{ V}$, $I_D = 200\text{ }\mu\text{A}$	$f = 10\text{ Hz}$
	2N5520-24		15	nV/ $\sqrt{\text{Hz}}$	$VDG = 20\text{ V}$, $I_D = 200\text{ }\mu\text{A}$	$f = 10\text{ Hz}$
	2N5515-24		10	nV/ $\sqrt{\text{Hz}}$	$VDG = 20\text{ V}$, $I_D = 200\text{ }\mu\text{A}$	$f = 1\text{ kHz}$
I_G	Gate Current (+ 25°C) (+125°C)		-100 -100	pA nA	$VDG = 20\text{ V}$, $I_D = 200\text{ }\mu\text{A}$	
V_{GS}	Gate Source Voltage	-0.2	-3.8	V	$VDG = 20\text{ V}$, $I_D = 200\text{ }\mu\text{A}$	
g_{fs}	Common-Source Forward Transconductance (Note 2)	500	1000	μmho	$VDG = 20\text{ V}$, $I_D = 200\text{ }\mu\text{A}$	$f = 1\text{ kHz}$
g_{oss}	Common-Source Output Conductance		1	μmho	$VDG = 20\text{ V}$, $I_D = 200\text{ }\mu\text{A}$	

MATCHING CHARACTERISTICS (25°C unless otherwise noted)

PARAMETER	2N5515,20		2N5516,21		2N5517,22		2N5518,23		2N5519,24		UNIT	TEST CONDITIONS
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
I_{DSS1}	Drain Current Ratio at	0.95	1	0.95	1	0.95	1	0.95	1	0.90	1	$V_{DS} = 20\text{ V}$, $V_{GS} = 0$
I_{DSS2}	Zero Gate Voltage (Note 2)											
$ I_{G1} - I_{G2} $	Differential Gate Current (+125°C)		10		10		10		10		nA	$VDG = 20\text{ V}$, $I_D = 200\text{ }\mu\text{A}$
g_{fs1}	Transconductance Ratio	0.97	1	0.97	1	0.95	1	0.95	1	0.90	1	$VDG = 20\text{ V}$, $I_D = 200\text{ }\mu\text{A}$
g_{fs2} (Note 2)												$f = 1\text{ kHz}$
$ g_{oss1} - g_{oss2} $	Differential Output Conductance		0.1		0.1		0.1		0.1		μmho	$VDG = 20\text{ V}$, $I_D = 200\text{ }\mu\text{A}$ $f = 1\text{ kHz}$
$ V_{GS1} - V_{GS2} $	Differential Gate-Source Voltage		5		5		10		15		mV	$VDG = 20\text{ V}$, $I_D = 200\text{ }\mu\text{A}$
$\Delta V_{GS1} - V_{GS2} $ ΔT	Gate-Source Voltage Differential Drift ($T_A = +25^\circ\text{C}$ to $+125^\circ\text{C}$)		5		10		20		40		$\mu\text{V}/^\circ\text{C}$	$VDG = 20\text{ V}$, $I_D = 200\text{ }\mu\text{A}$
$\Delta V_{GS1} - V_{GS2} $ ΔT	Gate-Source Voltage Differential Drift ($T_A = +25$ to -55°C)		5		10		20		40		$\mu\text{V}/^\circ\text{C}$	$VDG = 20\text{ V}$, $I_D = 200\text{ }\mu\text{A}$
CMRR	Common Mode Rejection Ratio (Note 3)	100		100		90					dB	$VDD = 10$ to 20 V , $I_D = 200\text{ }\mu\text{A}$

NOTES:

1. These ratings are limiting values above which the serviceability of any individual semiconductor device may be impaired.
2. Pulse duration of 28mS used during test.
3. $CMRR = 20 \log_{10} \Delta V_{DD}/\Delta |V_{GS1} - V_{GS2}|$, ($\Delta V_{DD} = 10\text{V}$)