DG200/IH5200 **CMOS Dual SPST Analog Switches**

FEATURES

DG200AK

DG200AL

DG200BA

DG200BK

DG200BL

DG200CJ

IH5200MJD

1H5200ITW

IH5200IJD

IH5200IFD

IH5200CPD

- Switches Greater Than 28Vpp Signals With ± 15V Supplies
- Quiescent Current Less Than 100μA
- Break-Before-Make Switching toff 100nsec, ton 500nsec Typical
- T2L, DTL, CMOS, PMOS Compatible
- Non-Latching With Supply Turn-Off
- Complete Monolithic Construction
- Industry Standard (DG200)
- Improved Performance Version (IH5200)

GENERAL DESCRIPTION

The DG200/IH5200 solid state analog gates are designed using an improved, high voltage CMOS monolithic technology. They provide ease-of-use and performance advantages not previously available from solid state switches. Destructive latch-up of solid state analog gates has been eliminated by INTERSIL's CMOS technology.

Key performance advantages of these devices are TTL compatibility, low-power operation (quiescent current less than 100µA), and guaranteed Break-Before-Make switching.

The DG200 is completely spec and pin-out compatible with the industry standard device, while the IH5200 offers significantly enhanced specifications with respect to ON and OFF leakage currents, switching times, and supply current.

□ (SUBSTRATE)

□ N/C 10

GND C


NC =

TOP VIEW

SWITCH STATES ARE FOR LOGIC "1" INPUT (POSITIVE LOGIC)

(OUTLINE DWG FD-2)





-25 to +85°C

0 to +70°C

14-Pin CERDIP - 55 to + 125 °C

14-Pin CERDIP -25 to +85°C

14-Pin Flat Pak - 25 to +85°C

IH5200MFD | 14-Pin Flat Pak - 55 to + 125 °C

10-Pin

14-Pin

Metal Can

Epoxy DIP

DQ200/IH5200

ABSOLUTE MAXIMUM RATINGS

V+-V	Current (Any Terminal) > 30mA
V + -V _D < 30V	Storage Temperature65 °C to +150 °C
V _D -V < 30V	Operating Temperature55 °C to +125 °C
V _D -V _S < ± 22V	Power Dissipation 450mW
Vin-GND < 20V	(All Leads Soldered to a P.C. Board.) Derate 6mW/°C Above 75°C.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


3

DG200

ELECTRICAL CHARACTERISTICS (@25°C, V+ = +15V, V- = -15V)

				MiN					
PER CHANNEL		MILITARY			COMMERCIAL/INDUSTRIAL			1	TEST
SYMBOL	CHARACTERISTIC	-55°C +25°C		+125°C	0/ -25°C	+25°C	+70°C/+85°C	UNITS	CONDITIONS
lin(ON)	Input Logic Current	1	1	1	1	1	1	μA	V _{IN} = 0.8V
IN(OFF)	Input Logic Current	1	1	1	1	1	1	μА	V _{IN} = 2.4V
fDS(on)	Drain-Source On Resistance	70	70	100	80	80	100	Ω	Is = 1mA, VanaLog = ±10V
rps _(on)	Channel-to-Channel R _{DS(on)} Match	25	25	25	30	30	30	Ω	Is (Each Channel) = 1mA
Vanalog	Min. Analog Signal Handling Capability	±14	±14	±14	±14	±14	±14	٧	I _S = 10mA
ID(OFF)	Switch OFF Leakage Current	2	2	100	5	5	100	nΑ	VanaLog = -14V to +14V
Is(OFF)	Switch OFF Leakage Current	2	2	100	5	5	100	пА	V _{ANALOG} = -14V to +14V
ID(ON) + I _{S(ON)}	Switch ON Leakage Current	2	2	200	10	10	200	nA	$V_D = V_S = -14V \text{ to} + 14V$
ton	Switch "ON" Time		1.0			1.0		μS	R _L = 1kΩ, V _{ANALOG} = -10V to +10V See Fig. A
toff	Switch "OFF" Time		0.5			0.5		μS	R _L = 1kΩ, V _{ANALOG} = -10V to +10V See Fig. A
Q _(INJ.)	Charge Injection		15			20		mV	See Fig. B
OIRR	Min. Off Isolation Rejection Ratio		54			50		. dß	f = 1MHz, R _L = 100Ω, C _L ≤ 5pF See Fig. C
lv1	+ Power Supply Quiescent Current	1000	1000	2000	1000	1000	2000	μΑ	$V_{IN} = 0V$ or $V_{IN} = 5V$
lv2	- Power Supply Quiescent Current	1000	1000	2000	1000	1000	2000	μΑ	·
CCRR	Min. Channel to Channel Cross Coupling Rejection Ratio		54			50		dB	One Channel Off

TEST CIRCUITS





IH5200


ELECTRICAL CHARACTERISTICS (@25°C, V+ = +15V, V = -15V, VREF open)


MIN/MAX. LIMITS									
PER CHANNEL		MILITARY			COMMERCIAL/INDUSTRIAL			i l	TEST
SYMBOL	CHARACTERISTIC	-55°C	+25°C	+125°C	0/ - 25 °C	+25°C	+70°C/+85°C	UNITS	CONDITIONS
I _{IN(ON)}	Input Logic Current	- 1	1	1	1	1	1	μA	V _{IN} = 0.8V
In(OFF)	Input Logic Current	1	1	1	1	1	1	μΑ	V _{IN} = 2.4V
FDS(on)	Drain-Source On Resistance	70	70	100	80	80	100	Ω	I _S = 1mA, V _{ANALOG} = ±10V
「DS(on)	Channel-to-Channel R _{DS(on)} Match	25	25	25	30	30	30	Ω	Is (Each Channel) = 1mA
VANALOG	Min. Analog Signal Handling Capability	±14	±14	±14	±14	±14	±14	٧	I _S = 10mA
I _{D(OFF)}	Switch OFF Leakage Current	0.2	0.2	50	1	1	50	nA	VanaLOG = -14V to +14V
I _{S(OFF)}	Switch OFF Leakage Current	0.2	0.2	50	1	, 1	50	nA	VanaLOG = -14V to +14V
I _{D(ON)} + I _{S(ON)}	Switch ON Leakage Current	0.5	0.5	100	1	. 1	100	nA	$V_D = V_S = -14V \text{ to} +14V$
ton	Switch "ON" Time		0.7			0.8		μS	R _L = 1kΩ, V _{ANALOG} = -10V to +10V See Fig. A
t _{off}	Switch "OFF" Time		0.25			0.4		μS	R _L =1kΩ, V _{ANALOG} = -10V to +10V See Fig. A
Q _(INJ.)	Charge Injection		5			10		m۷	See Fig. B
OIRR	Min. Off Isolation Rejection Ratio		54			50		dB	f=1MHz, R _L =100Ω, C _L ≤5pF See Fig. C
ly1	+ Power Supply Quiescent Current	250	200	150	300	250	200	μА	V _{IN} = 0V or V _{IN} = 5V
ly ₂	- Power Supply Quiescent Current	10	10	100	10	10	100	μА	
CCRR	Min. Channel to Channel Cross Coupling Rejection Ratio		54			50		d₿	One Channel Off

TYPICAL CHARACTERISTICS










CHIP TOPOGRAPHY



NOTE: Backside of chip of common to V+.

APPLICATIONS

Application Hints

V + Positive Supply Voltage (V)	V – Negative Supply Voltage (V)	V _{REF} Reference Pin Connection (V)	Vin Logic Input Voltage VinH Min/ VinL Max (V)	V _S or V _D Analog Voltage Range (V)	
+15	-15	Open	2.4/0.8	-15 to +15	
+12	-12	Open or 1.4V	2.4/0.8	-12 to +12	
+10	-10	1.4V	2.4/0.8	-10 to +10	
+8*	-8	1.4V	2.4/0.8	-8 to +8	

^{*}Operation below ±8V is not recommended.

Logic Inputs

Logic input circultry protects the input MOS gate from transients. A series MOS device shuts off when $V_{\rm IN}$ exceeds the positive power supply; negative transients are clamped to ground by a diode clamp.

The input voltage characteristics have a current spike occurring at the transition voltage when the logic goes from V_{INH} to V_{INL}. If a series resistor is used for additional static protection it should be limited to less than $4.7 k\Omega$ to ensure switching with worst case current spikes.

The Function of VREF

VREF is an internal connection which allows the user to establish the logic threshold voltage at which the switch changes state. The actual threshold voltage is equal to the voltage on the VREF pin; VREF is internally connected for a 1.4V threshold at V $^+=+15\mathrm{V}$. For other thresholds and/or supply voltages, VREF may be connected to a voltage source or resistive divider whose output voltage is equal to the desired threshold. The internal impedance of VREF is $21\mathrm{k}\Omega$ $\pm30\%$.

Additionally, to adjust V_{REF} , a single pullup resistor can be used from the V_{REF} pin to a positive supply voltage to shunt the upper internal divider resistor. The equation below shows the calculation of the shunt resistor for the desired logic threshold voltage — this calculation is based on nominal internal resistor values, which are $\pm 30\%$ in absolute magnitude. The adjusted trip point voltage (V_{REF}) should be limited to an upper level of 5V to avoid input logic switching transition hysteresis.

$$R_{SHUNT} = \frac{R1 \times R2 \left(\frac{V^{+}}{V_{tr}} - 1\right)}{R1 - R2 \left(\frac{V^{+}}{V_{tr}} - 1\right)}$$

Calculation of RSHUNT

Where R1 ≈ 220kΩ: nominal values.

R2≅23kΩ ±30% run-to-run

Example: for V $^+$ = 15V, V_{TRIP} = 5V, using nominal R1, R2 calculation R_{SHUNT} = 58k Ω .