

**INTERSIL**

# LM114/H, LM114A/AH Dual NPN Monolithic Transistor

1

## GENERAL DESCRIPTION

These devices contain a pair of junction-isolated NPN transistors fabricated on a single silicon substrate. This monolithic structure makes possible extremely tight parameter matching at low cost. Further, advanced processing techniques yield exceptionally high current gains at low collector currents, virtual elimination of "popcorn noise," low leakages and improved long-term stability.

Although designed primarily for high breakdown voltage and exceptional DC characteristics, these transistors have surprisingly good high-frequency performance. The gain-bandwidth product is 300MHz with 1mA collector current and 5V collector-base voltage and 22MHz with 10μA collector current. Collector-base capacitance is only  $\approx 100\text{pF}$  at 5V.

## ABSOLUTE MAXIMUM RATINGS

Collector-Base Voltage ( $\text{BV}_{\text{CBO}}$ )	45V
Collector-Emitter Voltage ( $\text{BV}_{\text{CER}}$ )	45V
Collector-Collector Voltage	45V
Emitter-Base Voltage ( $\text{BV}_{\text{EBO}}$ )	6V
Collector Current	20mA
Total Power Dissipation (Note 1)	0.8W
Operating Junction Temperature	-55°C to +150°C
Storage Temperature	-65°C to +150°C
Lead Temperature (soldering, 10 sec)	+300°C

## ELECTRICAL CHARACTERISTICS (Note 2)

PARAMETER	CONDITIONS	MAXIMUM LIMITS		UNITS
		LM114A, AH	LM114, H	
Offset Voltage	$1\mu\text{A} \leq I_C \leq 100\mu\text{A}$	0.5	2.0	mV
Offset Current	$I_C = 10\mu\text{A}$	2.0	10	nA
	$I_C = 1\mu\text{A}$	0.5		nA
Bias Current	$I_C = 10\mu\text{A}$	20	40	nA
	$I_C = 1\mu\text{A}$	3.0		nA
Offset Voltage Change	$0V \leq V_{CB} \leq V_{\text{MAX}}, I_C = 10\mu\text{A}$	0.2	1.5	mV
Offset Current Change	$0V \leq V_{CB} \leq V_{\text{MAX}}, I_C = 10\mu\text{A}$	1.0	4.0	nA
Offset Voltage Drift	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}, I_C = 10\mu\text{A}$	2.0	10	$\mu\text{V}/^{\circ}\text{C}$
Offset Current	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}, I_C = 10\mu\text{A}$	12	50	nA
Bias Current	$-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}, I_C = 10\mu\text{A}$	60	150	nA
Collector-Base Leakage Current	$V_{CB} = V_{\text{MAX}}$ $T_A = +25^{\circ}\text{C}$ $T_A = +125^{\circ}\text{C}$	10	50	pA
		10	50	nA
Collector-Emitter Leakage Current	$V_{CE} = V_{\text{MAX}}, V_{EB} = 0V$ $T_A = +25^{\circ}\text{C}$ $T_A = +125^{\circ}\text{C}$	50	200	pA
		50	200	nA
Collector-Collector Leakage Current	$V_{CC} = V_{\text{MAX}}$ $T_A = +25^{\circ}\text{C}$ $T_A = +125^{\circ}\text{C}$	100	300	pA
		100	300	nA

Note 1: The maximum dissipation given is for a  $+25^{\circ}\text{C}$  case temperature. For operation under other conditions, the device must be derated based on  $+150^{\circ}\text{C}$  maximum junction temperature and a thermal resistance of  $+70^{\circ}\text{C/W}$  junction to case or  $+230^{\circ}\text{C/W}$  junction to ambient.

Note 2: These specifications apply for  $T_A = +25^{\circ}\text{C}$  and  $0V \leq V_{CB} \leq V_{\text{MAX}}$ , unless otherwise specified. For the LM114 and LM114A,  $V_{\text{MAX}} = 30V$ .