

# INTERSIL

# U1897-U1899 N-Channel JFET

## FEATURES

- Low Insertion Loss  
 $r_{DS(on)} < 30\Omega$  (U1897)
- No Error or Offset Voltage Generated by Closed Switch

**1**

## APPLICATIONS

Analog, Switches, Choppers, Communicators

## ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-Drain or Gate-Source Voltage	.....	-40V
Forward Gate Current	.....	10mA
Total Continuous Device Dissipation at (or Below) $T_A = 25^\circ C$	.....	
(Derate 3.5mW/ $^\circ C$ to $125^\circ C$ )	.....	350mW
Storage Temperature Range	.....	-55 to +125°C
Operating Temperature Range	.....	-55 to +125°C
Lead Temperature (1/16" from case for 10 seconds)	.....	300°C

## ELECTRICAL CHARACTERISTICS


TEST CONDITIONS: 25°C unless otherwise noted

PARAMETERS	U1897		U1898		U1899		UNIT	TEST CONDITIONS		
	MIN	MAX	MIN	MAX	MIN	MAX				
S	$BV_{GSS}$ Gate-Source Breakdown Voltage	-40	-40	-40	-40	-40	V	$I_G = -1\mu A, V_{DS} = 0$		
	$BV_{DGO}$ Drain-Gate Breakdown Voltage	40	40	40	40	40		$I_G = -1\mu A, I_S = 0$		
	$BV_{SGO}$ Source-Gate Breakdown Voltage	40	40	40	40	40		$I_G = -1\mu A, I_D = 0$		
	$I_{GSS}$ Gate Reverse Current	-400	-400	-400	-400	-400		$V_{GS} = -20V, V_{DS} = 0$		
	$I_{DGO}$ Drain-Gate Leakage Current	200	200	200	200	200		$V_{DG} = 20V, I_S = 0$		
	$I_{SGO}$ Source-Gate Leakage Current	200	200	200	200	200		$V_{SG} = 20V, I_D = 0$		
	$I_{D(off)}$ Drain Cutoff Current	200	200	200	200	200		$V_{DS} = 20V, V_{GS} = -12V$ (U1897)		
			10	10	10	10		$V_{GS} = -8V$ (U1898)		
					nA			$V_{GS} = -6V$ (U1899)	$T_A = 85^\circ C$	
	$I_{VGS(off)}$ Gate-Source Cutoff Voltage	-5.0	-10	-2.0	-7.0	-1.0		$V_{DS} = 20V, I_D = 1\text{ nA}$		
C	$I_{DSS}$ Saturation Drain Current (Note 1)	30	15	8.0	8.0	8.0	mA	$V_{DS} = 20V, V_{GS} = 0$		
	$V_{DS(on)}$ Drain-Source ON Voltage		0.2		0.2			$V_{GS} = 0, I_D = 6.6\text{ mA}$ (U1897)		
					0.2			$I_D = 4.0\text{ mA}$ (U1898)		
	$r_{DS(on)}$ Static Drain-Source ON Resistance		30	50	80	80		$I_D = 2.5\text{ mA}$ (U1899)		
D	$C_{DG}$ Drain-Gate Capacitance	5	5	5	5	5	pF	$V_{DG} = 20V, I_S = 0$		
	$C_{SG}$ Source-Gate Capacitance	5	5	5	5	5		$V_{SG} = 20V, I_D = 0$		
	$C_{ISS}$ Common-Source Input Capacitance	16	16	16	16	16		$V_{DS} = 20V, V_{GS} = 0$		
	$C_{rss}$ Common-Source Reverse Transfer Capacitance		3.5	3.5	3.5	3.5				$f = 1\text{ MHz}$
Y	$t_{d(on)}$ Turn ON Delay Time		15	15	20	20	ns	Switching Time Test Conditions		
	$t_r$ Rise Time		10	20	40	40		U1897	U1898	U1899
	$t_{off}$ Turn OFF Time		40	60	80	80		$V_{DD}$	3V	3V
N								$V_{GS(on)}$	0	0
								$V_{GS(off)}$	-12V	-8V
								$R_L$	700Ω	1100Ω
								$I_{D(on)}$	4mA	2.5mA
A										
M										
I										
C										


NOTE: 1. Pulse test pulselwidth = 300 μs; duty cycle < 3%

## PIN CONFIGURATION CHIP TOPOGRAPHY

### TO-92



### 5001B



## ORDERING INFORMATION

TO-92	WAFER	DICE
U1897	U1897/W	U1897/D
U1898	U1898/W	U1898/D
U1899	U1899/W	U1899/D