

SN74AS8840

Digital Crossbar Switch

- High-speed programmable switch for parallel processing applications
- Dynamically reconfigurable for fault-tolerant routing
- 64 bidirectional data I/Os in 16 nibble (four-bit) groups
- Data I/O selection programmable by nibble
- Selectable stored-data or real-time inputs
- Two banks of control flip-flops for storing configuration programs
- Two selectable hard-wired switching configurations
- 156 pin grid-array package
- Texas Instruments quality and reliability

Description

The SN74AS8840 is a high-speed digital crossbar switch with four selectable control sources, including two banks of programmable control flip-flops and two hard-wired control circuits. The device can switch from 1 to 16 nibbles (4 to 64 bits) of data in a single cycle.

The 'AS8840 has 64 I/O pins arranged in 16 switchable nibbles (see Figure 1). A single input nibble can be broadcast to any combination of 15 output nibbles, or even to 16 nibbles (including itself) if operating off registered data. Multiple input nibbles can be switched to multiple outputs, depending on the programmed configurations available in the control flip-flops.

The digital crossbar switch is intended primarily for multiprocessor interconnection and parallel

processing applications. The device can be used to select and transfer data from multiple sources to multiple destinations. Since it can be dynamically reprogrammed, it is suitable for use in reconfigurable networks for fault-tolerant routing.

Data Switching

The 64 I/O pins of the 'AS8840 are arranged in 16 nibble (four-bit) groups, and each group of four pins serves as bidirectional inputs to and outputs from a nibble multiplexer. During a switching operation each nibble passes four bits of stored or real-time data to the main 64-bit data bus. Each output multiplexer will independently select as its output one of the 16 nibbles from the 64-bit data bus.

Table 1. 'AS8840 Response to Control Inputs

Signal	High	Low
CNTR15-CNTR0	I/O pins for control flip-flops (see Table 6)	
CRADR1-CRADRO	Selects 16-bit groups of control flip-flops as destination or source for inputs or outputs on CNTR15-CNTR0 (see Table 6)	
CRCLK	Clocks CNTR15-CNTR0 inputs into control flip-flops	
CREAD	Selects second bank of control flip-flops to read on CNTR15-CNTR0 in 16-bit words addressed by CRADR1-CRADRO	Selects first bank of control flip-flops to read on CNTR15-CNTR0 in 16-bit words addressed by CRADR1-CRADRO
CRSEL1-CRSELO	Selects one of four control functions to control the switch (see Table 2)	
CRSRCE	Control flip-flops load source select (see Table 4)	
CRWRITE	Control flip-flops destination select (see Table 4)	
LSCLK	Clocks LSH of data input into input registers on low-to-high transition	
MSCLK	Clocks MSH of data input into input registers on low-to-high transition	
\overline{OEC}	Inhibits output of data from control flip-flops	Enables output of data from control flip-flops
$\overline{OED15-OED0}$	Inhibits output of data nibbles	Enables output of data nibbles
SELDLS	Selects real-time LSH data input to main internal data bus	Selects stored LSH data input to main internal data bus
SELDMS	Selects real-time MSH data input to main internal data bus	Selects stored MSH data input to main internal data bus
TP1-TP0	Test pins (see Table 7)	
\overline{WE}	Inhibits write to control flip-flops	Enables write to control flip-flops

Data nibbles are organized into two groups: the least significant half (D31-D0) and the most significant half (D63-D32). Stored versus real-time data inputs can be selected separately for the LSH and the MSH. Two clock inputs, LSCLK and MSCLK, are available to latch LSH and MSH data inputs into the data register.

The pattern of output nibbles resulting from the switching operation is determined by a selectable control source, either one of two banks of programmable control flip-flops or one of two hard-wire logic circuits. Inputs to the control flip-flops can be loaded either from the data bus or from control I/Os. A separate clock (CRCLK) is provided for loading the banks of control flip-flops.




Figure 1. SN74AS8840 Digital Crossbar Switch

Architecture

The AS8840 digital crossbar switch has its 64 data I/Os arranged in 16 multiplexer logic groups, as shown in Figure 2. Each multiplexer logic group handles four bits of real-time input and four bits of stored-data input, and either input can be passed to the common data bus.

Two input multiplexer controls are provided to select between stored and real-time inputs. SELDLS controls input data selection for the LSH (D31-D0) of the 64-bit data input, and SELDMS for the MSH (D63-D32). The input register clocks, LSCLK and MSCLK, are grouped in the same way and are used to clock data into the registers in the multiplexer logic groups. The 16 data input nibbles make up the 64 data bits on the main bus.

This common bus supplies 16 data nibbles to a 16-to-1 output multiplexer in each multiplexer logic group (see Figure 3). As determined by one of four selectable control sources, the 16-to-1 output multiplexer selects a data nibble to send to the outputs via the three-state output driver.

Control of the input and output multiplexers determines the input-to-output pattern for the entire crossbar switch. Many different switching configurations can be set up by selecting the appropriate data inputs and by programming the control flip-flops to determine the outputs from the 16-to-1 multiplexers.

For example, the switch can be programmed to broadcast one data input nibble through the other 15 nibbles (60 outputs). Conversely, a 15-to-1 nibble multiplexer can be configured by programming the switch to select and output a single data nibble from the 64-bit bus.

Multiplexer Logic Group

External data flows into a multiplexer logic group on four data I/Os connected to an input data register and an input multiplexer. Data inputs are either clocked into the data register or passed directly to the main bus. The 64 bits of data from the main bus are presented to a 16-to-1 multiplexer, which selects the data nibble output.

Each of the 16 multiplexer logic groups contains two control flip-flop (CF) groups. Each CF group consists of four D-type edge-triggered flip-flops. In Figure 3 the CF groups are shown as CFXX1 and CFXX2, where XX indicates the number of the multiplexer logic group ($15 \geq XX \geq 0$). CFXX1 represents the 16 CF groups which make up flip-flop bank 1, and CFXX2 the 16 CF groups in flip-flop bank 2.

Table 2. 16-to-1 Output Multiplexer Control Source Selects

CRSEL1	CRSELO	Control Source Selected
L	L	Flip-flop bank 1 (programmable)
L	H	Flip-flop bank 2 (programmable)
H	L	MSH/LSH exchange*
H	H	Read-back (output echoes input)*

*Hard-wired control function

In addition to the two banks of programmable flip-flops, two hard-wired control functions can be selected. The MSH/LSH exchange directs the input nibbles from each half of the switch to the control flip-flops or data outputs directly opposite, for example, D23-D20 \leftrightarrow D55-D52. The read-back function causes all 64 input bits to be output on the same I/Os on which they were input. Neither of the hard-wired control functions affects the contents of the control flip-flops.

A CF group can store a four-bit word (CFN3-CFN0) to select the output of the 16-to-1 multiplexer. One control word is loaded in each CF group, a total of 16 words in each flip-flop bank. Table 3 lists the output multiplexer control words, which can be loaded either 16 bits at a time on the control I/Os (CNTR15-CNTR0) or all 64 bits at once on the data inputs (D63-D0).

Each control word in Table 3 can be stored in a CF group and sent as an internal control signal to a 16-to-1 multiplexer. For example, any CF group loaded with the word "LHHH" can be used to select inputs D31-D28 as the outputs from a 16-to-1 multiplexer, or all 16 CF groups in bank 1 can be loaded with "LHHH" and the same outputs will be selected by the entire switch.




Figure 2. Block Diagram Digital Crossbar Switch AS8840




Figure 3. Data Nibble Multiplexer Logic

Table 3. 16-to-1 Output Multiplexer Control Words

Internal Signals				Input Data Selected as Multiplexer Output
CFN3	CFN2	CFN1	CFN0	
H	H	H	H	D63-D60
H	H	H	L	D59-D56
H	H	L	H	D55-D52
H	H	L	L	D51-D48
H	L	H	H	D47-D44
H	L	H	L	D43-D40
H	L	L	H	D39-D36
H	L	L	L	D35-D32
L	H	H	H	D31-D28
L	H	H	L	D27-D24
L	H	L	H	D23-D20
L	H	L	L	D19-D16
L	L	H	H	D15-D12
L	L	H	L	D11-D8
L	L	L	H	D7-D4
L	L	L	L	D3-D0

The control flip-flops load source select, CRSRCE, determines whether the control word is loaded from data inputs or from CNTR15-CNTR0.

CRWRITE selects whether bank 1 or bank 2 of flip-flops is being loaded. In effect CRSRCE and CRWRITE are used together to select the source and destination for loading flip-flops (see Table 4).

Table 4. Control Flip-Flops Load Selects

CRSRCE	CRWRITE	Source and Destination
L	L	CNTR inputs to flip-flop bank 1
L	H	CNTR inputs to flip-flop bank 2
H	L	Data inputs to flip-flop bank 1
H	H	Data inputs to flip-flop bank 2

When a bank of flip-flops is being loaded from the data inputs, the four signals, \overline{WE} , CRSRCE, CRWRITE, and the control flip-flop clock CRCLK, are used in combination to load all 16 control words (64 bits) in a single cycle. Data nibbles sent to the main bus by one half of the switch are loaded into the corresponding flip-flops of the other half. For instance, data inputs D3-D0 go to the data bus and then to the control flip-flops for data outputs D35-D32, while the inputs D35-D32 are sent to the control flip-flops for D3-D0. Table 5

shows the pattern of MSH/LSH exchange when a bank of flip-flops is loaded from data inputs.

Table 5. Inputs to Control Flip-Flops (CF)

Control Flip-Flop Nibbles	Data Outputs Affected	CNTR Inputs to Control Flip-Flops	Data Inputs to Control Flip-Flops
CF15 CF14 CF13 CF12	D63-D60 D59-D56 D55-D52 D51-D48	CNTR15- CNTR12	D31-D28 D27-D24 D23-D20 D19-D16
CF11 CF10 CF9 CF8	D47-D44 D43-D40 D39-D36 D35-D32	CNTR11- CNTR8	D15-D12 D11-D8 D7-D4 D3-D0
CF7 CF6 CF5 CF4	D31-D28 D27-D24 D23-D20 D19-D16	CNTR7- CNTR4	D63-D60 D59-D56 D55-D52 D51-D48
CF3 CF2 CF1 CF0	D15-D12 D11-D8 D7-D4 D3-D0	CNTR3- CNTR0	D47-D44 D43-D40 D39-D36 D35-D32

Control I/Os (CNTR15-CNTR0)

CNTR15-CNTR0 inputs can load four control words per CRCLK cycle to the flip-flop addresses (CFXX) selected by CRADR1-CRADR0, as shown in Table 6. The same address signals can be used to read out the flip-flop settings except that \overline{OE} is pulled low and no CRCLK signal is needed.

Table 6. Loading Control Flip-Flops from CNTR I/Os

CRADR1	CRADR0	\overline{WE}	CRCLK	Control (CNTR) I/O Numbers			
				15-12	11-8	7-4	3-0
L	L	L	$\overline{\text{L}}$	CF12	CF8	CF4	CF0
L	H	L	$\overline{\text{L}}$	CF13	CF9	CF5	CF1
H	L	L	$\overline{\text{L}}$	CF14	CF10	CF6	CF2
H	H	L	$\overline{\text{L}}$	CF15	CF11	CF7	CF3
X	X	H	X	Inhibit write to flip-flops			

Using the control I/Os to read the flip-flop settings can be valuable during debugging or diagnostics. Flip-flop settings are volatile and will be lost if the switch is powered off. An external program

controlling switch operation may need to read the flip-flop settings so that it can save and restore the current switch configurations.

Test Pins

Test pins, TP1-TP0, are provided for system testing. As Table 7 shows, these pins should be maintained high or open during normal operation. To force all outputs and I/Os low, low signals are placed on TP1-TP0 and all output enables (OED15-OED0 and OEC). To force all outputs and I/Os high, TP1 is left low, TP0 is taken high, and all output enables are pulled low. When TP0 is left low and a high signal is placed on TP1, all outputs on the 'AS8840 are placed in a high-impedance state, isolating the chip from the rest of the system.

Table 7. Test Pin Inputs

TP1	TP0	OED15-OED0	OEC	Result
L	L	L	L	All outputs and I/Os forced low
L	H	L	L	All outputs and I/Os forced high
H	L	X	X	All outputs placed in a high-impedance state
H	H	X	X	Normal operation (default state)

Examples

Most 'AS8840 switch configurations are straightforward to program, involving few control signals and procedures to set up the control words in the banks of flip-flops. Control signals and procedures for loading and using control words are shown in the following examples.

Broadcasting a Nibble

Any of the 16 data input nibbles can be broadcast to the other 15 data nibbles for output. For ease of presentation, input nibble D63-D60 is used in this example. Example 1 of Figure 4 presents the microcode sequence for loading flip-flop bank 1 and executing the nibble broadcast.

The low signal on CRSRCE selects CNTR15-CNTR0 as the input source, and the low signal on CRWRITE selects flip-flop bank 1 as the destination. Table 3 shows that to select data on D63-D60 as the output nibble the four bits in the control word CFN3-CFN0 must be high; therefore the CNTR15-CNTR0 inputs are coded high. The four microcode instructions shown in Example 1 load the same control word from CNTR15-CNTR0 into all 16 CF groups of bank 1.

Once the control flip-flops have been loaded, the switch can be used to broadcast nibble D63-D60 as programmed. The microcode instruction to execute the broadcast is shown as the last instruction in Example 1. \overline{WE} is held high and the data to be broadcast is input on D63-D60. The high signal on SELDMS selects a real-time data input for the broadcast. MSCLK and LSCLK (not shown) can be used to load the input registers if the input nibble is to be retained. No register clock signals are needed if the input data is not being stored.

The bank of control flip-flops not selected as a control source can be loaded with new control words or read out on CNTR15-CNTR0 while the switch is operating. For example, the MSH data inputs can be used to load flip-flop bank 2 of the LSH while bank 1 of the LSH is controlling data I/O.

Programming an MSH/LSH Exchange

A second, more complicated example involves programming the switch to swap corresponding nibbles between the MSH and the LSH (first nibble in the LSH for first nibble in the MSH, and so on). This swap can be implemented using the hard-wired logic circuit selected when CRSEL1 is high and CRSEL0 low. Programming this swap without using the MSH/LSH exchange logic requires loading a different control word into each mux logic group. This is described below for purposes of illustration.

Each nibble in one half, either LSH or MSH, selects as output the input from the corresponding nibble in the other half. The input nibble from

Example 1. Programming a Nibble Broadcast

Inst. No.	CRSRCE	CRWRITE	CRADR1	CRADRO	CNTR I/O Numbers			CRSEL1	CRSELO	WE	SELDMS	SELDLS	OED15-OEDO	OEC	CRCLK
					15-12	11-8	7-4								
1	0	0	0	0	1111	1111	1111	1111	X	0	X	XXXX XXXX XXXX XXXX	1	┌	
2	0	0	0	1	1111	1111	1111	1111	X	0	X	XXXX XXXX XXXX XXXX	1	┌	
3	0	0	1	0	1111	1111	1111	1111	X	0	X	XXXX XXXX XXXX XXXX	1	┌	
4	0	0	1	1	1111	1111	1111	1111	X	0	X	XXXX XXXX XXXX XXXX	1	┌	
5	X	X	X	X	XXXX	XXXX	XXXX	XXXX	0	1	1	1000 0000 0000 0000	1	None	

Example 2. Programming an MSH/LSH Exchange on CNTR Inputs

Inst. No.	CRSRCE	CRWRITE	CRADR1	CRADRO	CNTR I/O Numbers			CRSEL1	CRSELO	WE	SELDMS	SELDLS	OED15-OEDO	OEC	CRCLK
					15-12	11-8	7-4								
1	0	1	0	0	0100	0000	1100	1000	X	0	X	XXXX XXXX XXXX XXXX	1	┌	
2	0	1	0	1	0101	0001	1101	1001	X	0	X	XXXX XXXX XXXX XXXX	1	┌	
3	0	1	1	0	0110	0010	1110	1010	X	0	X	XXXX XXXX XXXX XXXX	1	┌	
4	0	1	1	1	0111	0011	1111	1011	X	0	X	XXXX XXXX XXXX XXXX	1	┌	
5	X	X	X	X	XXXX	XXXX	XXXX	XXXX	0	1	1	0000 0000 0000 0000	1	None	

Figure 4. Microcoded Examples

D35-D32 is to be output on D3-D0, the input from D3-D0 is output on D35-D32, and so on for the remaining nibbles. As shown in Table 3, the flip-flops for D3-D0 have to be set to 1000 and the D35-D32 inputs must be low. The CF groups and control words involved in this switching pattern are listed in Table 8.

Table 8. Control Words for an MSH/LSH Exchange


Control Flip-Flop Nibbles	CNTR Inputs to Load Flip-Flops	Control Word Loaded	Results
CF15 CF14 CF13 CF12	CNTR15- CNTR12	0111 0110 0101 0100	D31-D28 → D63-D60 D27-D24 → D59-D56 D23-D20 → D55-D52 D19-D16 → D51-D48
CF11 CF10 CF9 CF8	CNTR11- CNTR8	0011 0010 0001 0000	D15-D12 → D47-D44 D11-D8 → D43-D40 D7-D4 → D39-D36 D3-D0 → D35-D32
CF7 CF6 CF5 CF4	CNTR7- CNTR4	1111 1110 1101 1100	D63-D60 → D31-D28 D59-D56 → D27-D24 D55-D52 → D23-D20 D51-D48 → D19-D16
CF3 CF2 CF1 CF0	CNTR3- CNTR0	1011 1010 1001 1000	D47-D44 → D15-D12 D43-D40 → D11-D8 D39-D36 → D7-D4 D35-D32 → D3-D0

With this list of control words and the signals in Table 6, the 16-bit control inputs on CNTR15-CNTR0 can be arranged to load the control flip-flops in four cycles. Example 2 of Figure 4 shows the microcode instructions for loading the control words and executing the exchange.

In Example 2 bank 2 of flip-flops is being programmed. Bank 2 is selected by taking CRWRITE high and leaving CRSRCE low (see Table 4) when the control words are loaded on CNTR15-CNTR0. With \overline{WE} held low, the CRCLK is used to load the four sets of control words. Once the flip-flops are loaded, data can be input on D63-D0 and the programmed pattern of output selection can be executed. A microinstruction to select real-time data inputs and bank 2 as the control source is shown as the last instruction in Example 2 of Figure 4.

The control flip-flops could also have been loaded from the data input nibbles in one CRCLK cycle. All control words to set up a switching pattern should be loaded before the bank of flip-flops is selected as control source. Table 5 shows how input nibbles from one half are mapped onto the control flip-flops of the other half. The microcode instructions to load bank 1 with the 16 control words in one cycle are presented in Example 3.

Example 3. Loading the MSH/LSH Exchange from Data Inputs

CRSRCE	CRWRITE	\overline{WE}	SELDMS	SELDLS	$\overline{OED15-OED0}$	CRCLK
1	0	0	1	1	1111 1111 1111 1111	

These control nibbles may be loaded from the input as a 64-bit real-time input word or as two 32-bit words stored previously. To use stored control words, MSCLK and LSCLK are used to load the LSH and MSH input registers with the correct sequence of control nibbles. Whenever the flip-flops are loaded from the data inputs, all 64 bits of control data must be present when the CRCLK is used so that all control nibbles in a program are loaded simultaneously. Example 4 presents the three microcode instructions to load the MSH and LSH input registers and then to pass the registered data to flip-flop bank 2.

The control words in a program can also be read back from the flip-flops using the CNTR outputs. Four instructions are necessary to read the 64 bits in a bank of flip-flops out on CNTR16-CNTR0. \overline{WE} is held high and \overline{OEC} is taken low. No CRCLK signal is required. The high signal on CREAD selects bank 2 of flip-flops and CRADR1-CRADR0 select in sequence the four addresses of the 16-bit words to be read out on the CNTR outputs. Example 5 shows the four microcode instructions.

Example 4. Loading Control Flip-Flops from Input Registers

Inst. No.	CRSRCE	CRWRITE	\overline{WE}	SELDMS	SELDLS	$\overline{OED15-OED0}$	CRCLK	MSCLK	LSCLK	Inputs Loaded
1	X	X	1	X	X	1	None	┘	None	D63-D32
2	X	X	1	X	X	1	None	None	┘	D31-D0
3	1	1	0	0	0	1	┘	None	None	X

Example 5. Reading Control Settings on CNTR Outputs

Inst. No.	CREAD	\overline{OEC}	CRADR1	CRADR0	\overline{WE}	CNTR I/O Numbers			
						15-12	11-8	7-4	3-0
1	1	0	0	0	1	0100	0000	1100	1000
2	1	0	0	1	1	0101	0001	1101	1001
3	1	0	1	0	1	0110	0010	1110	1010
4	1	0	1	1	1	0111	0011	1111	1011

'AS8840s in a Dynamic Computer Group

The 'AS8840 performs a range of switching operations, some controlled by hard-wired control functions and others programmed to suit the application. Since it can be dynamically reprogrammed, the switch supports alternate routing schemes which require reconfigurable data paths among multiple sources and destinations.

The 'AS8840 can be used to switch data and address interconnections among multiple processors and memories in a reconfigurable architecture called a dynamic computer group. This architecture combines groups of processors and memories to form larger processor elements which can be configured to perform parallel processing. These same processing elements can be reconfigured dynamically to support alternative network or processing structures.

Figure 5 shows a dynamic computer group with four 32-bit processors and four 32-bit memories, along with the interconnecting switch network, network control and interface processor, memories, and external network I/O devices. In this sample application the processors are 'AS8832 registered ALUs with associated 'AS8835 microsequencers. The four processors P1-P4 can send data, addresses, and control signals through the 'AS8840s to memories M1-M4. Switching patterns within the group are determined by the control flip-flop settings or the hard-wired control functions of the 'AS8840s.

Another 'AS8832 serves as a network control and interface (NCI) processor. This processor sets up the configuration of the processor groups, assigns memories to processors, and loads the programs to switch data, addresses, and control signals through the 'AS8840s.

The NCI processor can load control words into the 'AS8840 flip-flop banks using either the control inputs or the data inputs. Four register clock cycles are required to load a bank of flip-flops from the control inputs CNTR15-CNTR0. Loading one bank of flip-flops from the control inputs can be done without interrupting normal switch operation since the other bank of flip-flops can control the switch during the loading.

In Figure 5 four 'AS8840s provide 32-bit data communication, and three 'AS8840s pass address and control signals between processors and memories. Each 'AS8832 can operate as a single 32-bit ALU, as two 16-bit ALUs, or as four 8-bit ALUs, executing single instructions on multiple data streams (SIMD).^{*} If the four 'AS8832s are set to operate in synchronous SIMD mode, the computer group can function as sixteen 8-bit processors, eight 16-bit processors, or four 32-bit processors. Alternatively, the ALUs and crossbars can be reconfigured into a network of processor elements performing multiple instruction/multiple data (MIMD) processing.

'AS8840s can be cascaded to switch data from up to eight 32-bit buses, which can connect eight 'AS8832 ALUs to memories or other devices. To partition each 32-bit data path symmetrically among the digital crossbars, each 'AS8840 would switch one nibble from each of the eight 32-bit buses, requiring eight crossbars to switch eight buses. Both the 'AS8832 ALUs and the 'AS8840s are fully microprogrammable so that a range of processing and switching operations can be designed to perform SIMD and MIMD parallel processing algorithms.




Figure 5. Dynamic Computer Group

Specifications

Table 9. Absolute Maximum Ratings Over Operating Temperature Range (unless otherwise noted)

Supply voltage, V_{CC1}	7 V
Supply voltage, V_{CC2}	3 V
Input Voltage	7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

Table 10. Recommended Operating Conditions

		MIN	NOM	MAX	Unit
V_{CC1}	I/O supply voltage	4.5	5	5.5	V
V_{CC2}	STL internal logic supply voltage	1.9	2	2.1	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
I_{OH}	High-level output current			-2.6	mA
I_{OL}	Low-level output current			24	mA
T_A	Operating free-air temperature	0		70	°C

Table 11. Electrical Characteristics Over Recommended Operating Free-Air Temperature Range (unless otherwise noted)

Parameter		Test Conditions		MIN	TYP	MAX	Unit
V_{IK}		$V_{CC1} = 4.5\text{ V}$	$I_I = 18\text{ mA}$			-1.2	V
V_{OH}		$V_{CC1} = 4.5\text{ V}$	$I_{OH} = -2.6\text{ mA}$	2.4	3.2		V
V_{OL}		$V_{CC1} = 4.5\text{ V}$	$I_{OL} = 12\text{ mA}$		0.25	0.4	V
		$V_{CC1} = 5.5\text{ V}$	$I_{OL} = 24\text{ mA}$		0.35	0.5	V
I_I	I/O*	$V_{CC1} = 5.5\text{ V}$	$V_I = 5.5\text{ V}$			0.1	mA
	Others	$V_{CC1} = 5.5\text{ V}$	$V_I = 7\text{ V}$			0.1	
I_{IH}	I/O*	$V_{CC1} = 5.5\text{ V}$	$V_I = 2.7\text{ V}$			40	μA
	Others	$V_{CC1} = 5.5\text{ V}$	$V_I = 2.7\text{ V}$			20	
I_{IL}		$V_{CC1} = 5.5\text{ V}$	$V_I = 0.4\text{ V}$			-0.4	mA
I_O^{**}		$V_{CC1} = 5.5\text{ V}$	$V_O = 2.25\text{ V}$	-30		-112	mA
I_{CC1}		$V_{CC1} = 5.5\text{ V}$					mA
I_{CC2}		$V_{CC1} = 2.1\text{ V}$					mA

*All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

**For I/O ports, the parameters I_{IH} and I_{IL} include the offstate output current

***The output conditions have been chosen to produce a current that closely approximates one-half the true short-circuit current, I_{OS} .

Table 12. AS8840 Preliminary Performance Data

Data or Control Path	Typical Timing (NS)
Data in → Data out (See note 1)	20
MSCLK → Data out	25
LSCLK → Data out	25
SELDMS → Data out	23
SELDLS → Data out	23
CRCLK → Data out	35
CRSEL1-CRSELO → Data out	30
TP1-TPO → Data and control out (See note 2)	25
CREAD → Control out (See note 3)	18
CRCLK → Control out	28
CRADR1-CRADRO → Control out	25

NOTE 1: Patterns of data output on data I/Os D63-D0 are programmable and vary according to the control source selected.

NOTE 2: Output enables $\overline{\text{OED15-OED0}}$ and $\overline{\text{OEC}}$ must be low when test pins are used to force outputs and I/Os high or low.

NOTE 3: Patterns of control outputs on CNTR15-CNTR0 vary according to the sequence of addresses in which the control flip-flop settings are read out.

TI Sales Offices

ALABAMA: Huntsville (205) 837-7530.
ARIZONA: Phoenix (602) 995-1007; Tucson (602) 624-3276.
CALIFORNIA: Irvine (714) 660-8187; Sacramento (916) 929-1521; San Diego (619) 278-9601; Santa Clara (408) 980-9000; Torrance (213) 217-7010; Woodland Hills (818) 704-7759.
COLORADO: Aurora (303) 368-8000.
CONNECTICUT: Wallingford (203) 269-0074.
FLORIDA: Ft. Lauderdale (305) 973-8502; Maitland (305) 660-4600; Tampa (813) 870-6420.
GEORGIA: Norcross (404) 662-7900.
ILLINOIS: Arlington Heights (312) 640-2925.
INDIANA: Ft. Wayne (219) 424-5174; Indianapolis (317) 248-8555.
IOWA: Cedar Rapids (319) 395-9550.
MARYLAND: Baltimore (301) 944-8600.
MASSACHUSETTS: Waltham (617) 895-9100.
MICHIGAN: Farmington Hills (313) 553-1500; Grand Rapids (616) 957-4200.
MINNESOTA: Eden Prairie (612) 828-9300.
MISSOURI: Kansas City (816) 523-2500; St. Louis (314) 569-7600.
NEW JERSEY: Iselin (201) 750-1050.
NEW MEXICO: Albuquerque (505) 345-2555.
NEW YORK: East Syracuse (315) 463-9291; Endicott (607) 754-3900; Melville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsie (914) 473-2900.
NORTH CAROLINA: Charlotte (704) 527-0930; Raleigh (919) 876-2725.
OHIO: Beachwood (216) 464-6100; Dayton (513) 258-3877.
OREGON: Beaverton (503) 643-6758.
PENNSYLVANIA: Ft. Washington (215) 643-6450; Coraopolis (412) 771-8550.
PUERTO RICO: Hato Rey (809) 753-8700.
TEXAS: Austin (512) 250-7655; Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.
UTAH: Murray (801) 266-8972.
VIRGINIA: Fairfax (703) 849-1400.
WASHINGTON: Redmond (206) 881-3080.
WISCONSIN: Brookfield (414) 785-7140.
CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 335-8392.

TI Regional Technology Centers

CALIFORNIA: Irvine (714) 660-8140; Santa Clara (408) 748-2220.
GEORGIA: Norcross (404) 662-7945.
ILLINOIS: Arlington Heights (312) 640-2909.
MASSACHUSETTS: Waltham (617) 895-9197.
TEXAS: Richardson (214) 680-5066.
CANADA: Nepean, Ontario (613) 726-1970

Customer Response Center

TOLL FREE: (800) 232-3200
OUTSIDE USA: (214) 995-6611
(8:00 a.m. — 5:00 p.m. CST)

TI Distributors

TI AUTHORIZED DISTRIBUTORS IN USA

Arrow Electronics
Diplomat Electronics
General Radio Supply Company
Graham Electronics
Hall-Mark Electronics
Kierulff Electronics
Marshall Industries
Milgray Electronics
Newark Electronics
Time Electronics
R.V. Weatherford Co.
Wyle Laboratories
Zeus Component, Inc. (Military)

TI AUTHORIZED DISTRIBUTORS IN CANADA

Arrow Electronics Canada
Future Electronics

TI AUTHORIZED DISTRIBUTORS IN USA

—OBSOLETE PRODUCT ONLY—
Rochester Electronics, Inc.
Newburyport, Massachusetts
(617) 462-9332

ALABAMA: Arrow (205) 837-6955; Hall-Mark (205) 837-8700; Kierulff (205) 883-6070; Marshall (205) 881-9235.

ARIZONA: Arrow (602) 968-4800; Hall-Mark (602) 437-1200; Kierulff (602) 437-0750; Marshall (602) 968-6181; Wyle (602) 866-2888.

CALIFORNIA: Los Angeles/Orange County: Arrow (818) 701-7500, (714) 838-5422; Hall-Mark (818) 716-7300, (714) 669-4700, (213) 217-8400; Kierulff (213) 725-0325, (714) 731-5711, (714) 220-6300; Marshall (818) 407-0101, (818) 442-7204, (714) 660-0951; R.V. Weatherford (714) 966-1447, (213) 849-3451; Wyle (213) 322-8100, (818) 880-9001, (714) 863-9953; Zeus (714) 632-6880; **Sacramento:** Arrow (916) 925-7456; Hall-Mark (916) 722-8600; Marshall (916) 635-9700; Wyle (916) 638-5282; **San Diego:** Arrow (619) 565-4800; Hall-Mark (619) 268-1201; Kierulff (619) 278-2112; Marshall (619) 578-9600; Wyle (619) 565-9171; **San Francisco Bay Area:** Arrow (408) 745-6600; (415) 487-4600; Hall-Mark (408) 946-0900; Kierulff (408) 971-2800; Marshall (408) 943-4600; Wyle (408) 727-2500; Zeus (408) 998-5121.

COLORADO: Arrow (303) 696-1111; Hall-Mark (303) 790-1662; Kierulff (303) 790-4444; Wyle (303) 457-9953.

CONNECTICUT: Arrow (203) 265-7741; Diplomat (203) 797-9674; Hall-Mark (203) 269-0100; Kierulff (203) 265-1115; Marshall (203) 265-3822; Milgray (203) 795-0714.

FLORIDA: Ft. Lauderdale: Arrow (305) 429-8200; Diplomat (305) 974-8700; Hall-Mark (305) 971-9280; Kierulff (305) 486-4004; Marshall (305) 928-0661; **Orlando:** Arrow (305) 725-1480; Hall-Mark (305) 855-4020; Marshall (305) 841-1878; Milgray (305) 647-5747; Zeus (305) 365-3000; **Tampa:** Arrow (813) 576-8995; Diplomat (813) 443-4514; Hall-Mark (813) 530-4543; Kierulff (813) 576-1966.

GEORGIA: Arrow (404) 449-8252; Hall-Mark (404) 447-8000; Kierulff (404) 447-5252; Marshall (404) 923-5750.

ILLINOIS: Arrow (312) 397-3440; Diplomat (312) 595-1000; Hall-Mark (312) 860-3800; Kierulff (312) 250-0500; Marshall (312) 490-0155; Newark (312) 784-5100.

INDIANA: Indianapolis: Arrow (317) 243-9353; Graham (317) 634-8202; Hall-Mark (317) 872-8875; Marshall (317) 297-0483; Ft. Wayne: Graham (219) 423-3422.

IOWA: Arrow (319) 395-7230.

KANSAS: Kansas City: Arrow (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121.

MARYLAND: Arrow (301) 995-0003; Diplomat (301) 995-1226; Hall-Mark (301) 988-9800; Kierulff (301) 636-5800; Milgray (301) 995-6169; Marshall (301) 840-9450; Zeus (301) 997-1118.

MASSACHUSETTS: Arrow (617) 933-8130; Diplomat (617) 667-4670; Hall-Mark (617) 667-0902; Kierulff (617) 667-8331; Marshall (617) 272-8200; Time (617) 532-6200; Zeus (617) 863-8800.

MICHIGAN: Detroit: Arrow (313) 971-8220; Marshall (313) 525-5850; Newark (313) 967-0600; Grand Rapids: Arrow (616) 243-0912.

MINNESOTA: Arrow (612) 830-1800; Hall-Mark (612) 941-2600; Kierulff (612) 941-7500; Marshall (612) 559-2211.

MISSOURI: St. Louis: Arrow (314) 567-6888; Hall-Mark (314) 291-5350; Kierulff (314) 739-0855.

NEW HAMPSHIRE: Arrow (603) 668-6968.

NEW JERSEY: Arrow (201) 575-5300, (609) 596-8000; Diplomat (201) 785-1830; General Radio (609) 964-8500; Hall-Mark (201) 575-4415, (609) 235-1900; Kierulff (201) 575-6750, (609) 235-1444; Marshall (201) 882-0320, (609) 234-9100; Milgray (609) 983-5010.

NEW MEXICO: Arrow (505) 243-4566.

NEW YORK: Long Island: Arrow (516) 231-1000; Diplomat (516) 454-6400; Hall-Mark (516) 737-0600; Marshall (516) 273-2053; Milgray (516) 420-9800; Zeus (914) 937-7400; **Rochester:** Arrow (716) 427-0300; Marshall (716) 235-7620; Diplomat (716) 359-4400; **Syracuse:** Arrow (315) 652-1000; Marshall (607) 798-1611.

NORTH CAROLINA: Arrow (919) 876-3132, (919) 725-8711; Hall-Mark (919) 872-0712; Kierulff (919) 872-8410; Marshall (919) 878-9882.

OHIO: Cleveland: Arrow (216) 248-3990; Hall-Mark (216) 349-4632; Kierulff (216) 831-5222; Marshall (216) 248-1788; **Columbus:** Arrow (614) 885-8362; Hall-Mark (614) 888-3313; **Dayton:** Arrow (513) 435-5563; Graham (513) 435-8660; Kierulff (513) 439-0045; Marshall (513) 236-8088.

OKLAHOMA: Arrow (918) 665-7700; Kierulff (918) 252-7537.

OREGON: Arrow (503) 684-1690; Kierulff (503) 641-9153; Wyle (503) 640-6000; Marshall (503) 644-5050.

PENNSYLVANIA: Arrow (412) 856-7000, (215) 928-1800; General Radio (215) 922-7037.

RHODE ISLAND: Arrow (401) 431-0980

TEXAS: Austin: Arrow (512) 835-4180; Hall-Mark (512) 258-8848; Kierulff (512) 835-2090; Marshall (512) 837-1991; Wyle (512) 834-9957; **Dallas:** Arrow (214) 380-6464; Hall-Mark (214) 553-4300; Kierulff (214) 343-2400; Marshall (214) 233-5200; Wyle (214) 235-9953; Zeus (214) 783-7010; **Houston:** Arrow (713) 530-4700; Hall-Mark (713) 781-6100; Kierulff (713) 530-7030; Marshall (713) 895-9200; Wyle (713) 879-9953.

UTAH: Arrow (801) 972-0404; Diplomat (801) 486-4134; Hall-Mark (801) 268-3779; Kierulff (801) 973-6913; Wyle (801) 974-9953.

WASHINGTON: Arrow (206) 643-4800; Kierulff (206) 575-4420; Wyle (206) 453-8300; Marshall (206) 747-9100.

WISCONSIN: Arrow (414) 792-0150; Hall-Mark (414) 797-7844; Kierulff (414) 784-8160; Marshall (414) 797-8400.

CANADA: Calgary: Future (403) 235-5325; **Edmonton:** Future (403) 438-2858; **Montreal:** Arrow Canada (514) 735-5511; Future (514) 694-7710; **Ottawa:** Arrow Canada (613) 226-6903; Future (613) 820-8313; **Quebec City:** Arrow Canada (418) 687-4231; **Toronto:** Arrow Canada (416) 661-0220; Future (416) 638-4771; **Vancouver:** Future (604) 294-1166; **Winnipeg:** Future (204) 339-0554

BQ

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1986, Texas Instruments Incorporated