

512 x 9 Cascadable Clocked and 2K x 9 Cascadable Clocked FIFOs with Programmable Flags

Features

- 512 x 9 (CY7C451) and 2,048 x 9 (CY7C453) FIFO buffer memory
- · Expandable in width and depth
- High-speed 70-MHz standalone;
 50-MHz cascaded
- Supports free-running 50% duty cycle clock inputs
- Empty, Almost Empty, Half Full, Almost Full, and Full status flags
- Programmable Almost Full/Empty flags
- Parity generation/checking
- Fully asynchronous and simultaneous read and write operation
- Output Enable (OE)
- Independent read and write enable pins
- Center power and ground pins for reduced noise
- Available in 300-mil 32-pin DIP, PLCC, and LCC packages
- Proprietary 0.8µ CMOS technology
- Low power
 - −I_{CC}=70 mA

Functional Description


The CY7C451 and CY7C453 are high-speed, low-power, first-in first-out (FIFO) memories with clocked read and write interfaces. Both FIFOs are 9 bits wide. The CY7C451 has a 512-word by 9-bit memory array, while the CY7C453 has a 2048-word by 9-bit memory array. Devices can be cascaded to increase FIFO depth. Programmable features include Almost Full/Empty flags and generation/checking of parity. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.

Both FIFOs have 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free-running clock (CKW) and a write enable pin (ENW). When ENW is asserted, data is written into the FIFO on the rising edge of the CKW signal. While ENW is held active, data is continually written into the FIFO on each CKW cycle.

The output port is controlled in a similar manner by a free-running read clock (CKR) and a read enable pin (ENR). The read (CKR) and write (CKW) clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 71.4 MHz are acceptable in the standalone configuration, and up to 50 MHz is acceptable when FI-FOs are cascaded for depth expansion.

Depth expansion is possible using the cascade input (\overline{XI}) and cascade output (\overline{XO}) . The \overline{XO} signal is connected to the \overline{XI} of the next device, and the \overline{XO} of the last device should be connected to the \overline{XI} of the first device. In standalone mode, the input (\overline{XI}) pin is simply tied to V_{SS} .

The CY7C451 and CY7C453 provide three status pins to the user. These pins are decoded to determine one of six states: Empty, Almost Empty, Less than or Equal to Half Full, Greater than Half Full, Almost Full, and Full (see *Table 1*). The Almost Empty/Full flag (PAFE) and XO functions share the same pin. The Almost Empty/Full flag is



5-115

■ 2589662 0015453 T46 ■



Functional Description (continued)

valid in the standalone and width expansion configurations. In the depth expansion, this pin provides the expansion out (\overline{XO}) information that is used to signal the next FIFO when it will be activated.

The flags are synchronous, i.e., they change state relative to either the read clock (CKR) or the write clock (CKW). When entering or exiting the Empty and Almost Empty states, the flags are updated exclusively by the CKR. The flags denoting Half Full, Almost Full,

and Full states are updated exclusively by CKW. The synchronous flag architecture guarantees that the flags maintain their status for some minimum time.

The CY7C451 and the CY7C453 use center power and ground for reduced noise. Both configurations are fabricated using an advanced 0.8µ N-well CMOS technology. Input ESD protection is greater than 2001 V, and latch-up is prevented by the use of reliable layout techniques, guard rings, and a substrate bias generator.

Selection Guide

		7C451-14 7C453-14	7C451-20 7C453-20	7C451-30 7C453-30	
Maximum Frequency (MHz)		71.4 ^[1]	50	33.3	
Maximum Cascadable Frequency		N/A ^[2]	50	33.3	
Maximum Access Time (ns)		10	15	20	
Minimum Cycle Time (ns)		14	20	30	
Minimum Clock HIGH Time (ns)	·	6.5	9	12	
Minimum Clock LOW Time (ns)		6.5	9	12	
Minimum Data or Enable Set-Up (r	s)	7	9	12	
Minimum Data or Enable Hold (ns)		0	0	0	
Maximum Flag Delay (ns)		10	15	20	
Maximum Current (mA)	Commercial	140	120	100	
	Military/Industrial	150	130	110	

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential $-0.5V$ to $+7.0V$
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage3.0V to +7.0V
Output Current into Outputs (LOW)

Notes

1. 71.4-MHz operation is available only in the standalone configuration.

Static Discharge Voltage	>2001V
Latch-Up Current >	200 mA

Operating Range

- F	Ť	
Range	Ambient Temperature	$\mathbf{v}_{\mathbf{cc}}$
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%
Military ^[3]	-55°C to +125°C	5V ± 10%

^{3.} TA is the "instant on" case temperature.

^{2.} The -14 device cannot be cascaded.



Pin Definitions

Signal Name	I/O	Description
D _{0 - 8}	I	Data Inputs: When the FIFO is not full and \overline{ENW} is active, CKW (rising edge) writes data (D_{0-8}) into the FIFO's memory. If \overline{MR} is asserted at the rising edge of CKW then data is written into the FIFO's programming register. D_8 is ignored if the device is configured for parity generation.
Q0 - 7	0	Data Outputs: When the FIFO is not empty and \overline{ENR} is active, CKR (rising edge) reads data (Q_{0-7}) out of the FIFO's memory. If \overline{MR} is active at the rising edge of CKR then data is read from the programming register.
Q ₈ /PG/PE	0	Function varies according to mode: Parity disabled – same function as Q ₀ – 7 Parity enabled, generation – parity generation bit (PG) Parity enabled, check – Parity Error Flag (PE)
ENW	I	Enable Write: enables the CKW input (for both non-program and program modes)
ENR	I	Enable Read: enables the CKR input (for both non-program and program modes)
CKW	I	Write Clock: the rising edge clocks data into the FIFO when ENW is LOW; updates Half Full, Almost Full, and Full flag states. When MR is asserted, CKW writes data into the program register.
CKR	I	Read Clock: the rising edge clocks data out of the FIFO when ENR is LOW; updates the Empty and Almost Empty flag states. When MR is asserted, CKR reads data out of the program register.
HF	0	Half Full Flag — synchronized to CKW.
Ē/F	О	Empty or Full Flag $-\overline{E}$ is synchronized to CKR; \overline{F} is synchronized to CKW
PAFE/XO	0	Dual-Mode Pin: Not Cascaded – Programmable Almost Full is synchronized to CKW; Programmable Almost Empty is synchronized to CKR Cascaded – Expansion Out signal, connected to XI of next device
XI	I	Not Cascaded $-\overline{XI}$ is tied to V_{SS} Cascaded $-\overline{Expansion Input}$, connected to \overline{XO} of previous device
FL	I	First Load Pin: Cascaded – the first device in the daisy chain will have FL tied to V_{SS} ; all other devices will have FL tied to V_{CC} (Figure 2) Not Cascaded – tied to V_{CC}
MR	I	Master Reset: resets device to empty condition. Non-Programming Mode: program register is reset to default condition of no parity and PAFE active at 16 or less locations from Full/Empty. Programming Mode: Data present on D_{0-8} is written into the programmable register on the rising edge of CKW. Program register contents appear on Q_{0-8} after the rising edge of CKR.
ŌE	I	Output Enable for Q _{0 - 7} and Q ₈ /PG/PE pins




Electrical Characteristics Over the Operating Range^[4]

				7C451-14 7C453-14			1-20 3-20	7C451-30 7C453-30		
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.0 \text{ m}$	iΑ	2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 8.0 mA			0.4	7.	0.4		0.4	V
V _{IH} ^[5]	Input HIGH Voltage			2.2	V_{CC}	2.2	V_{CC}	2.2	V_{CC}	V _
V _{IL} [5]	Input LOW Voltage		-3.0	0.8	-3.0	0.8	-3.0	0.8	V	
I _{IX}	Input Leakage Current	V _{CC} = Max.	-10	+10	-10	+10	-10	+10	μΑ	
I _{OS} ^[6]	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = GND$	-90		-90	-	-90		mA	
I _{OZL} I _{OZH}	Output OFF, High Z Current	$\overline{OE} \ge V_{IH}, V_{SS} < V_O < V_C$:c	-10	+10	-10	+10	-10	+ 10	μA
I _{CC1} ^[7]	Operating Current	$V_{CC} = Max., I_{OUT} = 0 mA$	Com'l		140		120		100	mA
			Mil/Ind		150		130		110	mA
I _{CC2} [8]	Operating Current	$V_{CC} = Max., I_{OUT} = 0 mA$	Com'l		70		70		70	mA
		Mil/Ind			80		80		80	mA
I _{SB} [9]	Standby Current	$V_{CC} = Max., I_{OUT} = 0 mA$	Com'l		30		30		30	mA
			Mil/Ind		30		30		30	mA

Capacitance[10]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
Cout	Output Capacitance	$V_{CC} = 5.0V$	12	pF

AC Test Loads and Waveforms[11, 12, 13, 14, 15]



ALL INPUT PULSES 90% GND ' < 3 ns C451-5

Equivalent to:

THÉVENIN EQUIVALENT 200Ω OUTPUT -

Notes:

- See the last page of this specification for Group A subgroup testing in-
- The V_{IH} and V_{IL} specifications apply for all inputs except \overline{XI} and \overline{FL} . The XI pin is not a TTL input. It is connected to either \overline{XO} of the previous device or V_{SS} . \overline{FL} must be connected to either V_{SS} or V_{CC} .
- Test no more than one output at a time for not more than one second. Input signals switch from 0V to 3V with a rise/fall time of 3 ns or less, clocks and clock enables switch at maximum frequency (f_{MAX}) , while data inputs switch at $f_{MAX}/2$. Outputs are unloaded. Input signals switch from 0V to 3V with a rise/fall time less than 3 ns, doctor and back exalked switch from 0V to 3V with a rise/fall time less than 3 ns, and the lock exalked switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the switch from 0V to 3V with a rise/fall time less than 3 ns, and the rise with the switch of the switch with the switch of the switch with the swi
- clocks and clock enables switch at 20 MHz, while the data inputs switch at 10 MHz. Outputs are unloaded.
- All inputs signals are connected to V_{CC}. All outputs are unloaded. Read and write clocks switch at maximum frequency (f_{MAX}).
- 10. Tested initially and after any design or process changes that may affect these parameters.
- 11. C_L = 30 pF for all AC parameters except for t_{OHZ}.
- 12. $C_L = 5 \text{ pF for } t_{OHZ}$
- 13. All AC measurements are referenced to 1.5V except toE, toLZ, and
- 14. t_{OE} and t_{OLZ} are measured at \pm 100 mV from the steady state.
- t_{OHZ} is measured at +500 mV from V_{OL} and -500 mV from V_{OH}.

5 - 118

2589662 0015456 755



Switching Characteristics Over the Operating Range [4, 16]


			1-14 3-14		1-20 3-20	7C45 7C45		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{CKW}	Write Clock Cycle	14		20		30		ns
t _{CKR}	Read Clock Cycle	14		20		30		ns
t _{CKH}	Clock HIGH	6.5		9		12		ns
t _{CKL}	Clock LOW	6.5		9		12	T	ns
t _A [17]	Data Access Time		10		15	ļ	20	ns
t _{OH}	Previous Output Data Hold After Read HIGH	0		0		0		ns
t _{FH}	Previous Flag Hold After Read/Write HIGH	0		0		0		ns
t_{SD}	Data Set-Up	7		9		12		ns
t _{HD}	Data Hold	0		0		0	T	ns
t _{SEN}	Enable Set-Up	7		9		12		ns
t _{HEN}	Enable Hold	0		0		0		ns
t _{OE}	OE LOW to Output Data Valid		10		15		20	ns
t _{OLZ} [10, 18]	OE LOW to Output Data in Low Z	0		0		0		ns
t _{OHZ} [10, 18]	OE HIGH to Output Data in High Z		10		15		20	ns
t _{PG}	Read HIGH to Parity Generation		10		15		20	ns
tpE	Read HIGH to Parity Error Flag	<u> </u>	10		15		20	ns
t _{FD}	Flag Delay		10		15		20	ns
t _{SKEW1} [19]	Opposite Clock After Clock	. 0		0		0	 	ns
t _{SKEW2} [20]	Opposite Clock Before Clock	14		20		30		ns
t _{PMR}	Master Reset Pulse Width (MR LOW)	14		20		30		ns
t _{SCMR}	Last Valid Clock LOW Set-Up to MR LOW	0		0		0		ns
tOHMR	Data Hold From MR LOW	0		0		0		ns
t _{MRR}	Master Reset Recovery (MR HIGH Set-Up to First Enabled Write/Read)	14		20		30		ns
t _{MRF}	MR HIGH to Flags Valid		14		20		30	ns
t _{AMR}	MR HIGH to Data Outputs LOW		14		20		30	ns
t _{SMRP}	Program Mode—MR LOW Set-Up	14		20		30		ns
t _{HMRP}	Program Mode—MR LOW Hold	10		15		25		ns
t _{FTP}	Program Mode—Write HIGH to Read HIGH	14		20		30		ns
t _{AP}	Program Mode—Data Access Time		14		20		30	пs
t _{OHP}	Program Mode—Data Hold Time from MR HIGH	0		0		0	 	ns


Notes:


- 16. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, and output loading as shown in AC Test Loads and Waveforms and capacitance as in notes 11 and 12, unless otherwise specified.
- 17. Access time includes all data outputs switching simultaneously.
- 18. At any given temperature and voltage condition, t_{OLZ} is greater than t_{OHZ} for any given device.
- 19. tskew is the minimum time an opposite clock can occur after a clock and still be guaranteed not to be included in the current clock cycle (for purposes of flag update). If the opposite clock occurs less than tskew after the clock, the decision of whether or not to include the opposite clock in the current clock cycle is arbitrary. Note: The opposite clock is
- the signal to which a flag is not synchronized; i.e., CKW is the opposite clock for Empty and Almost Empty flags, CKR is the the opposite clock for the Almost Full, Half Full, and Full flags. The clock is the signal to which a flag is synchronized; i.e., CKW is the clock for the Half Full, Almost Full, and Full flags, CKR is the clock for Empty and Almost Empty flags.
- 20. t_{SKEW2} is the minimum time an opposite clock can occur before a clock and still be guaranteed to be included in the current clock cycle (for purposes of flag update). If the opposite clock occurs less than t_{SKEW2} before the clock, the decision of whether or not to include the opposite clock in the current clock cycle is arbitrary. See Note 19 for definition of clock and opposite clock.



Switching Waveforms








5-120


■ 2589662 0015458 528 ■



Master Reset (Programming Mode) Timing Diagram^[23, 24]



Master Reset (Programming Mode with Free-Running Clocks) Timing Diagram^[23, 24]




Notes:

- To only perform reset (no programming), the following criteria must be met: ENW or CKW must be inactive while MR is LOW.
- 22. To only perform reset (no programming), the following criteria must be met: \overline{ENR} or CKR must be inactive while \overline{MR} is LOW.
- All data outputs (Q₀₋₈) go LOW as a result of the rising edge of MR after t_{AMR}.
- 24. In this example, Q_{0-8} will remain valid until t_{OHMR} if either the first read shown did not occur or if the read occurred soon enough such that the valid data was caused by it.


5-121

2589662 0015459 464





Read to Empty Timing Diagram with Free-Running Clocks^[25, 26, 27, 28]




Notes:


- 25. "Count" is the number of words in the FIFO.
- The FIFO is assumed to be programmed with P>0 (i.e., PAFE does not transition at Empty or Full).
- 27. R2 is ignored because the FIFO is empty (count = 0). It is important to note that R3 is also ignored because W3, the first enabled write after empty, occurs less than tskew2 before R3. Therefore, the FIFO still appears empty when R3 occurs. Because W3 occurs greater than tskew2 before R4, R4 includes W3 in the flag update.
- 28. CKR is clock; CKW is opposite clock.
- 29. R3 updates the flag to the Empty state by asserting E/F. Because W1 occurs greater than tskEw1 after R3, R3 does not recognize W1 when updating flag status. But because W1 occurs greater than tskEw2 before R4, R4 includes W1 in the flag update and, therefore, updates FIFO to Almost Empty state. It is important to note that R4 is a latent cycle; i.e., it only updates the flag status regardless of the state of ENR. It does not change the count or the FIFO's data outputs.



Read to Almost Empty Timing Diagram with Free-Running Clocks^[25, 28, 30]



Read to Almost Empty Timing Diagram with Read Flag Update Cycle and Free-Running Clocks[25, 28, 30, 31, 32]




Notes

- The FIFO in this example is assumed to be programmed to its default flag values. Almost Empty is 16 words from Empty; Almost Full is 16 locations from Full.
- 31. R4 only updates the flag status. It does not affect the count because ENR is HIGH.
- 32. When making the transition from Almost Empty to Intermediate, the count must increase by two (16 \$18; two enabled writes: W2, W3) before a read (R4) can update flags to the Less Than Half Full state.


5-123

■ 2589662 0015461 012 ■

Write to Half Full Timing Diagram with Free-Running Clocks^[25, 33, 34, 35]



Write to Half Full Timing Diagram with Write Flag Update Cycle with Free-Running Clocks [25, 33, 34, 35, 36, 37]





- Notes: 33. CKW is clock and CKR is opposite clock.
- 34. Count = 1,025 indicates Half Full for the CY7C453 and count = 257 indicates Half Full for the CY7C451. Values for CY7C451 count are shown in brackets.
- When the FIFO contains 1,024 [256] words, the rising edge of the next enabled write causes the HF to be true (LOW).
- 36. The \overline{HF} write flag update cycle does not affect the count because \overline{ENW} is HIGH. It only updates \overline{HF} to HIGH.
- When making the transition from Half Full to Less Than Half Full, the count must decrease by two (1,025 \$1,023; two enabled reads: R2 and R3) before a write (W4) can update flags to less than Half Full.

5 - 124

2589662 0015462 T59 1









- Notes:


 38. W2 updates the flag to the Almost Full state by asserting PAFE. Because R1 occurs greater than tskew; after W2, W2 does not recognize R1 when updating the flag status. W3 includes R2 in the flag update because R2 occurs greater than tskew; before W3. Note that W3 does
- The dashed lines show W3 as a flag update write rather than an enabled write because ENW is deasserted.



Write to Almost Full Timing Diagram with Write Flag Update Cycle and Free-Running Clocks^[25, 30, 33]








Note:
40. W2 is ignored because the FIFO is full (count = 2,048 [512]). It is important with the W2 is also ignored because R3, the first enabled portant to note that W3 is also ignored because R3, the first enabled read after full, occurs less than tskew, before W3. Therefore, the FIFO still appears full when W3 occurs. Because R3 occurs greater than tskew2 before W4, W4 includes R3 in the flag update.


5 - 126

2589662 0015464 821 1




Even Parity Generation Timing Diagram^[41, 42]





- Notes:
 41. In this example, the FIFO is assumed to be programmed to generate
- If Q₀₋₇ "new word" also has an even number of 1s, then PG stays LOW.
- 43. If $Q_0 = 7$ "new word" also has an odd number of 1s, then PG stays HIGH.

Even Parity Checking^[44]



Notes:

ŌΕ

VALID DATA WORD M

 If ENR was HIGH around the rising edge of CKR (i.e., read disabled), the valid data at the far right would once again be word M instead of word M+1.

VALID DATA WORD M+1

C451-24

In this example, the FIFO is assumed to be programmed to check for even parity.

^{45.} This example assumes that the time from the CKR rising edge to valid word $M+1 \ge t_A$.



Architecture

The CY7C451 and CY7C453 consist of an array of 512/2048 words of 9 bits each (implemented by an array of dual-port RAM cells), a read pointer, a write pointer, control signals (CKR, CKW, ENR, ENW, MR, OE, FL, XI, XO), and flags (HF, E/F, PAFE).

Resetting the FIFO

Upon power-up, the FIFO must be reset with a Master Reset (MR) cycle. This causes the FIFO to enter the Empty condition signified by $\overline{E/F}$ and \overline{PAFE} being LOW and \overline{HF} being HIGH. All data outputs (Q_{0-8}) go low at the rising edge of \overline{MR} . In order for the FIFO to reset to its default state, a falling edge must occur on \overline{MR} and the user must not read or write while \overline{MR} is LOW (unless \overline{ENR} and/or \overline{ENW} are HIGH or unless the device is being programmed). Upon completion of the Master Reset cycle, all data outputs will go LOW t_{AMR} after \overline{MR} is deasserted. All flags are guaranteed to be valid t_{MRF} after \overline{MR} is taken HIGH.

FIFO Operation

When the ENW signal is active (LOW), data present on the D_{0-8} pins is written into the FIFO on each rising edge of the CKW signal. Similarly, when the ENR signal is active, data in the FIFO memory will be presented on the Q_{0-8} outputs. New data will be presented on each rising edge of CKR while ENR is active. ENR must set up t_{SEN} before CKR for it to be a valid read function. ENW must occur t_{SEN} before CKW for it to be a valid write function.

An output enable (\overline{OE}) pin is provided to tri-state the Q_{0-8} outputs when \overline{OE} is not asserted. When \overline{OE} is enabled, data in the output register will be available to Q_{0-8} outputs after t_{OE} . If devices are cascaded, the \overline{OE} function will only output data on the FIFO that is read enabled.

The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and underflow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its Q_{0-8} outputs even after additional reads occur.

Programming

The CY7C451 and CY7C453 are programmed during a master reset cycle. If \overline{MR} and \overline{ENW} are LOW, a rising edge on CKW will write D_0-g inputs into the programming register. \overline{MR} must be set up a minimum of t_{SMRP} before the program write rising edge and held t_{HMRP} after the program write falling edge. The user has the ability to also perform a program read during the master reset cycle. This will occur at the rising edge of CKR when \overline{MR} and \overline{ENR} are asserted. The program read must be performed a minimum of t_{FTP} after a program write, and the program word will be available t_{AP} after the read occurs. If a program write does not occur, a program read may occur a minimum of t_{SMRP} after \overline{MR} is asserted. This will read the default program value.

When free-running clocks are tied to CKW and CKR, programming can still occur during a master reset cycle with the adherence to a few additional timing parameters. The enable pins must be set—up t_{SEN} before the rising edge of CKW or CKR. Hold times of t_{HEN} must also be met for ENW and ENR.

Data present on D_{0-5} during a program write will determine the distance from Empty (Full) that the Almost Empty (Almost Full) flags will become active. See *Table 1* for a description of the six possible FIFO states. P in 1 refers to the decimal equivalent of the binary number represented by D_{0-5} . Programming options for the CY7C451 and CY7C453 are listed in *Table 5*. Programming resolution is 16 words for either device.

The programmable PAFE function is only valid when the CY7C451/453 are not cascaded. If the user elects not to program the FIFO's flags, the default (P=1) is as follows: Almost Empty condition (Almost Full condition) is activated when the CY7C451/453 contain 16 or less words (empty locations).

Parity is programmed with the D_{6-8} bits. See Table 6 for a summary of the various parity programming options. Data present on D_{6-8} during a program write will determine whether the FIFO will generate or check even/odd parity for the data present on D_{0-8} thereafter. If the user elects not to program the FIFO, the parity function is disabled. Flag operation and parity are described in greater detail in subsequent sections.

Flag Operation

The CY7C451/453 provide three status pins when not cascaded. The three pins, E/F, PAFE, and HF, allow decoding of six FIFO states (*Table 1*). PAFE is not available when FIFOs are cascaded for depth expansion. All flags are synchronous, meaning that the change of states is relative to one of the clocks (CKR or CKW, as appropriate. See *Figure 1*). The synchronous architecture guarantees some minimum valid time for the flags. The Empty and Almost Empty flag states are exclusively updated by each rising edge of the read clock (CKR). For example, when the FIFO contains 1 word, the next read (rising edge of CKR while ENR=LOW) causes the flag pins to output a state that represents Empty. The Half Full, Almost Full, and Full flag states are updated exclusively by the write clock (CKW). For example, if the CY7C453 FIFO contains 2047 words (2048 words indicate Full for the CY7C453), the next write (rising edge of CKW while ENW=LOW) causes the flag pins to output a state that is decoded as Full.

Table 1. Flag Truth Table^[47]

Ē/F	PAFE	ĦF	State	CY7C451 512 x 9 Number of Words in FIFO	CY7C453 2K x 9 Number of Words in FIFO
0	0	1	Empty	0	0
1	0	1	Almost Empty	1 ♦ (16 • P)	1 ♦ (16 • P)
1	1	1	Less than or Equal to Half Full	(16 • P)+1 ♦ 256	(16 • P)+1 ▶ 1024
1	1	0	Greater than Half Full	257 • 511 - (16 • P)	1025 ♦ 2047 − 16 • P
1	0	0	Almost Full	512 − (16 • P) ♦ 511	2048 − (16 • P) • 2047
0	0	0	Full	512	2048

Note:

47. P is the decimal value of the binary number represented by D_{0-5} . When programming the CY7C451/53, P can have values from 0 to 15 for the CY7C451 and values from 0 to 63 for the CY7C453. See *Table 5* for D_{0-5} representation. P=0 signifies Almost Empty state = Empty state.






Figure 1. Flag Logic Diagram

Flag Operation (continued)

Since the flags denoting emptiness (Empty, Almost Empty) are only updated by CKR and the flags signifying fullness (Half Full, Almost Full, Full) are exclusively updated by CKW, careful attention must be given to the flag operation. The user must be aware that if a boundary (Empty, Almost Empty, Half Full, Almost Full, or Full) is crossed due to an operation from a clock that the flag is not synchronized to (i.e., CKW does not affect Empty or Almost Empty), a flag update cycle is necessary to represent the FIFO's new state. The signal to which a flag is not synchronized will be referred to as the opposite clock (CKW is opposite clock for Empty and Almost Empty flags; CKR is the opposite clock for Half Full, Almost Full, and Full flags). Until a proper flag update cycle is executed, the synchronous flags will not show the new state of the FIFO.

When updating flags, the CY7C451/453 must make a decision as to whether or not the opposite clock was recognized when a clock updates the flag. For example (when updating the Empty flag), if a write occurs at least tskew1 after a read, the write is guaranteed not to be included when CKR updates the flag. If a write occurs at least tskew2 before a read, the write is guaranteed to be included when CKR updates flag. If a write occurs within tskew1/tskew2 after or before CKR, then the decision of whether or not to include the write when the flag is updated by CKR is arbitrary.

The update cycle for non-boundary flags (Almost Empty, Half Full, Almost Full) is different from that used to update the boundary flags (Empty, Full). Both operations are described below.

Boundary and Non-Boundary Flags

Boundary Flags (Empty)

The Empty flag is synchronized to the CKR signal (i.e., the Empty flag can only be updated by a clock pulse on the CKR pin). An empty FIFO that is written to will be described with an Empty flag state until a rising edge is presented to the CKR pin. When making the transition from Empty to Almost Empty (or Empty to Less than or Equal to Half Full), a clock cycle on the CKR is necessary to update the flags to the current state. In such a state (flags showing Empty even though data has been written to the FIFO), two read cycles are required to read data out of FIFO. The first read serves only to update the flags to the Almost Empty or Less than or Equal to Half Full state, while the second read outputs the data. This first read cycle is known as the latent or flag update cycle because it does not affect the data in the FIFO or the count (number of words in FIFO). It simply deasserts the Empty flag. The flag is updated regardless of the ENR state. Therefore, the update occurs even when ENR is unasserted (HIGH), so that a valid read is not necessary to update the flags to correctly describe the FIFO. In this example, the write must occur at least tskew2 before the flag update cycle in order for the FIFO to guarantee that the write will be included in the count when CKR updates the flags. When a freerunning clock is connected to CKR, the flag is updated each cycle. Table 2 shows an example of a sequence of operations that update the Empty flag.

Boundary Flags (Full)

The Full flag is synchronized to the CKW signal (i.e., the Full flag can only be updated by a clock pulse on the CKW pin). A full FIFO that is read will be described with a Full flag until a rising edge is presented to the CKW pin. When making the transition from Full to Almost Full (or Full to Greater Than Half Full), a clock cycle on the CKW is necessary to update the flags to the current state. In such a state (flags showing Full even through data has been read from the FIFO), two write cycles are required to write data into the FIFO. The first write serves only to update the flags to the Almost Full or Greater Than Half Full state, while the second write inputs the data. This first write cycle is known as the latent or flag update cycle because it does not affect the data in the FIFO or the count (number of words in the FIFO). It simply deasserts the Full flag. The flag is updated regardless of the ENW state. Therefore, the update occurs even when ENW is deasserted (HIGH), so that a valid write is not necessary to update the flags to correctly describe the FIFO. In this example, the read must occur at least t_{SKEW2} before the flag update cycle in order for the FIFO to guarantee that the read will be included in the count when CKW updates the flags. When a free-running clock is connected to CKW, the flag updates each cycle. Full flag operation is similar to the Empty flag operation described in Table 2.

Non-Boundary Flags (Almost Empty, Half Full, Almost Full)

The CY7C451/453 feature programmable Almost Empty and Almost Full flags. Each flag can be programmed a specific distance from the corresponding boundary flags (Empty or Full). The flags can be programmed to be activated at the Empty or Full boundary, or at a distance of up to 1008 words/locations for the CY7C453 (240 words/locations for the CY7C451) from the Empty/Full boundary. The programming resolution is 16 words/locations. When the FIFO contains the number of words or fewer for which the flags have been programmed, the PAFE flag will be asserted signifying that the FIFO is Almost Empty. When the FIFO is within that same number of empty locations from being Full, the PAFE will also be asserted signifying that the FIFO is Almost Full. The HF flag is decoded to distinguish the states.






Table 2. Empty Flag (Boundary Flag) Operation Example

Stat	us Bef	ore Op	eratio	n		Sta	atus A	fter Op	eratio	n	
Current State of FIFO	E/F	ĀFE	HF	Number of Words in FIFO	Operation	Next State of FIFO	E/F	ĀFE	HF	Number of words in FIFO	Comments
Empty	0	0	1	0	$\frac{\text{Write}}{(\text{ENW} = 0)}$	Empty	0	0	1	1	Write
Empty	0	0	1	1	Write (ENW = 0)	Empty	0	0	1	2	Write
Empty	0	0	1	2	Read (ENR = X)	AE	1	0	1	2	Flag Update
AE	1	0	1	2	Read (ENR = 0)	AE	1	0	1	1	Read
AE	1	0	1	1	$\frac{\text{Read}}{(\text{ENR} = 0)}$	Empty	0	0	1	0	Read (transition from Almost Empty to Empty)
Empty	0	0	1	0	Write (ENR = 0)	Empty	0	0	1	1	Write
Empty	1	0	1	1	$\frac{\text{Read}}{(\text{ENR} = X)}$	AE	1	0	1	1	Flag Update
AE	1	0	1	1	$\frac{\text{Read}}{(\text{ENR} = 0)}$	Empty	0	0	1	0	Read (transition from Almost Empty to Empty)

The default distance (CY7C451/453 not programmed) from where PAFE becomes active to the boundary (Empty, Full) is 16 words/locations. The Almost Full and Almost Empty flags can be programmed so that they are only active at Full and Empty boundaries. However, the operation will remain consistent with the non-boundary flag operation that is discussed below.

Almost Empty is only updated by CKR while Half Full and Almost Full are updated by CKW. Non-boundary flags employ flag update cycles similar to the boundary flag latent cycles in order to update the FIFO status. For example, if the FIFO just reaches the Greater than Half Full state, and then two words are read from the FIFO, awrite clock (CKW) will be required to update the flags to the Less than Half Full state. However, unlike the boundary flag latent cycle, the state of the enable pin (ENW in this case) affects the operation. Therefore, set-up and hold times for the enable pins must be met ($t_{\rm SEN}$ and $t_{\rm HEN}$). If the enable pin is active during the flag update cycle, the count and data are updated in addition to PAFE and HF. If the enable pin is not asserted during the flag update cycle, only the flags are updated. Tables 3 and 4 show an example of a sequence of operations that update the Almost Empty and Almost Full flags.

Programmable Parity

The CY7C451/453 also features even or odd parity checking and generation. D_{6-8} are used during a program write to describe the parity option desired. Table 6 gives a summary of programmable parity options. If the user elects not to program the device, then parity is disabled. Parity information is provided on one multimode output pin (Q8/PG/PE). The three possible modes are described in the following paragraphs. Regardless of the mode selected, the \overline{OE} pin retains tri-state control of all 9 Q_{0-8} bits.

Parity Disabled (Q8 mode)

When parity is disabled (or user does not program parity option) the CY7C451/453 stores all 9 bits present on D_{0-8} inputs internally and will output all 9 bits on Q_{0-8} .

Parity Generate (PG mode)

This mode is used to generate either even or odd parity (as programmed) from D_{0-7} . D_8 input is ignored. The parity bit is stored internally as D_8 and during a subsequent read will be available on

the PG pin along with the data word from which the parity was generated (Q_{0-7}) . For example, if parity generate is set to ODD and the D_{0-7} inputs have an EVEN number of 1s, PG will be HIGH.

Parity Check (PE mode)

If the CY7C451/453 is programmed for parity checking, the FIFO will compare the parity of D_0 –8 with the program register. If the expected parity is present, D_8 will be set HIGH internally. When this word is later read, PE will be HIGH. If a parity error occurs, D_8 will be set LOW internally. When this word is later read, PE will be LOW. For example, if parity check is set to odd and D_0 –8 have an even number of 1s, a parity error occurs. When that word is later read, PE will be asserted (LOW).

Width Expansion Modes

During width expansion all flags (programmable and nonprogrammable) are available. The CY7C451/453 can be expanded in width to provide word width greater than 9 in increments of 9. During width expansion mode all control line inputs are common. When the FIFO is being read near the Empty (Full) boundary, it is important to note that both sets of flags should be checked to see if they have been updated to the Not Empty (Not Full) condition to insure that the next read (write) will perform the same operation on all devices.

Checking all sets of flags is critical so that data is not read from the FIFOs "staggered" by one clock cycle. This situation could occur when the first write to an empty FIFO and a read are very close together. If the read occurs less than tskew2 after the first write to two width-expanded devices, A and B, device A may go Almost Empty (read recognized as flag update) while device B stays Empty (read ignored). This occurs because a read can be either recognized or ignored if it occurs within tskew2 of a write. The next read cycle outputs the first half of the first word on device A while device B updates its flags to Almost Empty, Subsequent reads will continue to output "staggered" data assuming more data has been written to FIFOs.

Depth Expansion Mode

The CY7C451/453 can operate up to 50 MHz when cascaded. Depth expansion is accomplished by connecting expansion out (XO) of the first device to expansion in (XI) of the next device, with

5-131

: **==** 2589662 0015469 303 **=**



 \overline{XO} of the last device connected to \overline{XI} of the first device. The first device has its first load pin (\overline{FL}) tied to V_{SS} while all other devices must have this pin tied to V_{CC} . The first device will be the first to be write and read enabled after a master reset.

Proper operation also requires that all cascaded devices have common CKW, CKR, ENW, ENR, $D_{0-8}, Q_{0-8},$ and MR pins. When cascaded, one device at a time will be read enabled so as to avoid bus contention. By asserting XO when appropriate, the currently enabled FIFO alerts the next FIFO that it should be enabled. The next rising edge on CKR puts Q_{0-8} outputs of the first device into a high-impedance state. This occurs regardless of the state of ENR or the next FIFO's Empty flag. Therefore, if the next FIFO is empty or undergoing a latent cycle, the Q_{0-8} bus will be in a high-

impedance state until the next device receives its first read, which brings its data to the Q_{0-8} bus.

Program Write/Read of Cascaded Devices

Programming of cascaded FIFOs is the same as for a single device. Because the controls of the FIFOs are in parallel when cascaded, they all get programmed the same. During program mode, only parity is programmed since Almost Full and Almost Empty flags are not available when CY7C451/453 are cascaded. Only the "first device" (FIFO with \overline{FL} =LOW) will output its program register contents on $Q_0 = 8$ during a program read. $Q_0 = 8$ of all other devices will remain in a high-impedance state to avoid bus contention.




Figure 2. Depth Expansion with CY7C451/3

5-132

: **==** 2589662 0015470 025



Table 3. Almost Empty Flag (Non-Boundary Flag) Operation Example^[48]

Statu	s Befo	re Ope	ration	1		Status After Operation				n	
Current State of FIFO	E/F	AFE	ĦF	Number of Words in FIFO	Operation	Next State of FIFO	E/F	PAFE	ΗF	Number of words in FIFO	Comments
AE	1	0	1	32	$\frac{\text{Write}}{(\text{ENW} = 0)}$	AE	1	0	1	33	Write
AE	1	0	1	33	Write (ENW = 0)	AE	1	0	1	34	Write
AE	1	0	1	34	Read (ENR = 0)	<hf< td=""><td>1</td><td>1</td><td>1</td><td>33</td><td>Flag Update and Read</td></hf<>	1	1	1	33	Flag Update and Read
<hf< td=""><td>1</td><td>1</td><td>1</td><td>33</td><td>Read (ENR = 1)</td><td><hf< td=""><td>1</td><td>1</td><td>1</td><td>33</td><td>Ignored Read (ENR = 1)</td></hf<></td></hf<>	1	1	1	33	Read (ENR = 1)	<hf< td=""><td>1</td><td>1</td><td>1</td><td>33</td><td>Ignored Read (ENR = 1)</td></hf<>	1	1	1	33	Ignored Read (ENR = 1)
<hf< td=""><td>1</td><td>.1</td><td>1</td><td>33</td><td>Read (ENR = 0)</td><td>AE</td><td>1</td><td>0</td><td>1</td><td>32</td><td>Read (Transition from <hf ae)<="" td="" to=""></hf></td></hf<>	1	.1	1	33	Read (ENR = 0)	AE	1	0	1	32	Read (Transition from <hf ae)<="" td="" to=""></hf>

Table 4. Almost Full Flag Operation Example^[49]

	Sta	itus Be	fore (Operation				S	tatus Af	ter O	peration		
Current State of FIFO	Ē/F	ĀFĒ	HF	Number of Words in FIFO CY7C451	Number of Words in FIFO CY7C453	Operation	Next State of FIFO	<u>E/F</u>	PAFE	HF	Number of Words in FIFO CY7C451	Number of Words in FIFO CY7C453	Comments
AF	1	0	0	496	2032	Read (ENR = 0)	AF	1	0	0	495	2031	Read
AF	1	0	0	495	2031	Read (ENR = 0)	AF	1	0	0	494	2030	Read
AF	1	0	0	494	2030	Write (ENW = 1)	>HF	1	1	0	494	2030	Flag Update
>HF	1	1	0	494	2030	Write (ENW = 0)	>HF	1	1	0	495	2031	Write
>HF	1	1	0	495	2031	Write (ENW = 0)	AF	1	0	0	496	2032	Write (Transition from >HF to AF)

Notes:

- Applies to both CY7C451 and CY7C453 operations when devices are programmed so that Almost Empty becomes active when the FIFO contains 32 or fewer words.
- Programmed so that Almost Full becomes active when the FIFO contains 16 or less empty locations.



Table 5. Programmable Almost Full/Almost Empty Options - CY7C451/CY7C453^[50]

D5	D4	D3	D2	D1	D0	PAFE Active when CY7C451/453 is:	P [51]
0	0	0	0	0	0	Completely Full and Empty.	0
0	0	0	0	0	1	16 or less locations from Empty/Full (default)	1
0	0	0	0 .	1	0	32 or less locations from Empty/Full	2
0	0	0	0	1	1	48 or less locations from Empty/Full	3
:	:	:	:	:	:		:
0	0	1	1	1	0	224 or less locations from Empty/Full	14
0	0	1	1	1	1	240 or less locations from Empty/Full	15
:		:	:		•	:	:
1	1	1	1	1	0	992 or less locations from Empty/Full	62
1	1	1	1	1	1	1008 or less locations from Empty/Full	63

Table 6. Programmable Parity Options


D8	D7	D6	Condition	
0	X	X	Parity disabled.	
1	0	0	Generate even parity on PG output pin.	
1	0	. 1	Generate odd parity on PG output pin.	
1	1	0	Check for even parity. Indicate error on PE output pin.	
1	1	1	Check for odd parity. Indicate error on PE output pin.	

Notes: 50. D4 and D5 are don't care for CY7C451.

51. Referenced in Table 1.



Typical DC and AC Characteristics



5 - 135

20

0

0

OUTPUT VOLTAGE (V)

OUTPUT VOLTAGE (V)

10

O

0



Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
14	CY7C451-14DC	D32	32-Lead (300-Mil) CerDIP	Commercial
	CY7C451-14JC	J65	32-Lead Plastic Leaded Chip Carrier	1 .
	CY7C451-14JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C451-14DMB	D32	32-Lead (300-Mil) CerDIP	Military
	CY7C451-14LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
20	CY7C451-20DC	D32	32-Lead (300-Mil) CerDIP	Commercial
	CY7C451-20JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C451-20JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C451-20DMB	D32	32-Lead (300-Mil) CerDIP	Military
	CY7C451-20LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
30	CY7C451-30DC	D32	32-Lead (300-Mil) CerDIP	Commercial
	CY7C451-30JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C451-30JI	D32	32-Lead (300-Mil) CerDIP	Industrial
	CY7C451-30DMB	D32	32-Lead (300-Mil) CerDIP	Military
	CY7C451-30LMB	L55	32-Pin Rectangular Leadless Chip Carrier	

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
14	CY7C453-14DC	D32	32-Lead (300-Mil) CerDIP	Commercial
	CY7C453-14JC	J65	32-Lead Plastic Leaded Chip Carrier	1
	CY7C453-14JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C453-14DMB	D32	32-Lead (300-Mil) CerDIP	Military
1	CY7C453-14LMB	L55	32-Pin Rectangular Leadless Chip Carrier	1
20	CY7C453-20DC	D32	32-Lead (300-Mil) CerDIP	Commercial
	CY7C453-20JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C453-20JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C453-20DMB	D32	32-Lead (300-Mil) CerDIP	Military
	CY7C453-20LMB	L55	32-Pin Rectangular Leadless Chip Carrier	
30	CY7C453-30DC	D32	32-Lead (300-Mil) CerDIP	Commercial
1	CY7C453-30JC	J65	32-Lead Plastic Leaded Chip Carrier	
	CY7C453-30JI	J65	32-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C453-30DMB	D32	32-Lead (300-Mil) CerDIP	Military
	CY7C453-30LMB	L55	32-Pin Rectangular Leadless Chip Carrier	



MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
V_{OL}	1, 2, 3
V _{IH}	1, 2, 3
V_{IL}	1, 2, 3
I _{IX}	1, 2, 3
I _{CC1}	1, 2, 3
I_{CC2}	1, 2, 3
I _{SB}	1, 2, 3
I _{OS}	1, 2, 3
I _{OZ}	1, 2, 3

Switching Characteristics

Switching Characteristics					
Parameter	Subgroups				
t _{CKW}	9, 10, 11				
t _{CKR}	9, 10, 11				
t _{CKH}	9, 10, 11				
t _{CKL}	9, 10, 11				
t _A	9, 10, 11				
t _{OH}	9, 10, 11				
t _{FH}	9, 10, 11				
t _{SD}	9, 10, 11				
t _{HD}	9, 10, 11				
t _{SEN}	9, 10, 11				
· t _{HEN}	9, 10, 11				
toE	9, 10, 11				
tpG	9, 10, 11				
tpE	9, 10, 11				
t _{FD}	9, 10, 11				
t _{SKEW1}	9, 10, 11				
t _{SKEW2}	9, 10, 11				
t _{PMR}	9, 10, 11				
t _{SCMR}	9, 10, 11				
t _{OHMR}	9, 10, 11				
t _{MRR}	9, 10, 11				
t _{MRF}	9, 10, 11				
t _{AMR}	9, 10, 11				
t _{SMRP}	9, 10, 11				
t _{HMRP}	9, 10, 11				
t _{FTP}	9, 10, 11				
t _{AP}	9, 10, 11				
t _{OHP}	9, 10, 11				

Document #: 38-00125-E