

**LH0132, LH0132C**  
**Ultra-Fast FET-Input Operational Amplifier**


**General Description**

The LH0132 is a high slew rate, high input impedance differential amplifier. It was developed specifically for sample and hold and other fast signal handling applications which require very low input currents over the full input voltage range. Input offset and bias currents are guaranteed over a full input common mode range of -10 volts to +10 volts.


**Features**

- 600 pA  $I_{bias}$  at  $V_{IN} = \pm 10V$
- 500 V/ $\mu s$  slew rate
- 70 MHz bandwidth
- 5 mV offset voltage
- FET input
- No compensation for gains above 50
- Peak output current to 100 mA

**Block and Connection Diagrams**



TL/K/5499-4



TL/K/5499-5

Order Number LH0132G or LH0132CG  
 See NS Package H12B

**Absolute Maximum Ratings**

Supply Voltage, $V_S$	$\pm 18V$	Operating Temperature Range, $T_A$	
Input Voltage, $V_{IN}$	$\pm V_S$	LH0132G/AG	$-55^{\circ}C$ to $+125^{\circ}C$
Differential Input Voltage	$\pm 30V$ or $\pm 2V_S$	LH0132CG/ACG	$-25^{\circ}C$ to $+85^{\circ}C$
Power Dissipation, $P_D$		Operating Junction Temperature, $T_J$	$175^{\circ}C$
$T_A = 25^{\circ}C$	1.5W, derate $100^{\circ}C/W$ to $125^{\circ}C$ (Note 1)	Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
$T_C = 25^{\circ}C$	2.2W, derate $70^{\circ}C/W$ to $125^{\circ}C$ (Note 1)	Lead Temperature (Soldering, 10 seconds)	$300^{\circ}C$

**DC Electrical Characteristics**  $V_S = \pm 15V$ ,  $T_{MIN} \leq T_A \leq T_{MAX}$  unless otherwise noted (Note 2)

Parameter		Test Conditions		LH0132G			LH0132CG			Units	
				Min.	Typ.	Max.	Min.	Typ.	Max.		
$V_{OS}$	Input Offset Voltage	$V_{IN} = 0$	$T_A = T_J = 25^{\circ}C$ (Note 3)		2	5		2	10	mV	
$\Delta V_{OS\Delta T}$	Average Offset Voltage Drift		(Note 4)		25	50		25	50	$\mu V/^{\circ}C$	
$I_{OS}$	Input Offset Current	$-10V \leq I_{IN} \leq 10V$	$T_J = 25^{\circ}C$ (Note 3)			15			30	pA	
			$T_A = 25^{\circ}C$ (Note 5)				150			300	pA
			$T_J = T_A = T_{MAX}$			15			5	nA	
$I_B$	Input Bias Current		$T_J = 25^{\circ}C$ (Note 3)			75			150	pA	
			$T_A = 25^{\circ}C$ (Note 5)			1			5	nA	
			$T_J = T_A = T_{MAX}$			25			15	nA	
$*V_{INCM}$	Input Voltage Range			$\pm 10$	$\pm 12$		$\pm 10$	$\pm 12$		V	
CMRR	Common Mode Rejection Ratio	$\Delta V_{IN} = \pm 10V$		50	60		45	60		dB	
$A_{VOL}$	Open-Loop Voltage Gain	$V_O = \pm 10V$	$f = 70KHZ$	$T_J = 25^{\circ}C$	60	70		50	70	dB	
		$R_L = 1k\Omega$		(Note 6)	57			47			
$V_O$	Output Voltage Swing	$R_L = 1k\Omega$			$\pm 10$	$\pm 13.5$		$\pm 10$	$\pm 13$	V	
$I_S$	Power Supply Current	$T_J = 25^{\circ}C$ , $I_O = 0$		(Note 6)		18	20		20	22	mA
PSRR	Power Supply Rejection Ratio	$A_{V_S} = 10V$		$(\pm 5$ to $\pm 15)$	50	60		45	60	dB	

**AC Electrical Characteristics**  $V_S = \pm 15V$ ,  $R_L = 1k\Omega$ ,  $T_J = 25^{\circ}C$  (Note 7)

Parameter		Conditions		Min.	Typ.	Max.	Units
$S_R$	Slew Rate	$A_V = +1$	$\Delta V_{IN} = 20V$	350	500		$V/\mu S$
$t_s$	Settling Time to 1% of Final Value	$A_V = -1$ ,			100		ns
$t_s$	Settling Time to 0.1% of Final Value				300		ns
$t_R$	Small Signal Rise Time	$A_V = +1$ , $\Delta V_{IN} = 1V$			8	20	ns
$t_D$	Small Signal Delay Time				10	25	ns

**Note 1.** In order to limit maximum junction temperature to  $+175^{\circ}C$ , it may be necessary to operate with  $V_S < \pm 15V$  when  $T_A$  or  $T_C$  exceeds specific values depending on the  $P_D$  within the device package. Total  $P_D$  is the sum of quiescent and load-related dissipation. See Applications Notes AN-277, "Applications of Wide-Band Buffer Amplifiers" and AN-253, "High-Speed Operational-Amplifier Applications" for a discussion of load-related power dissipation.

**Note 2.** LH0132G is 100% production tested as specified at  $25^{\circ}C$ ,  $150^{\circ}C$ , and  $-55^{\circ}C$ . LH0132CG is 100% production tested at  $25^{\circ}C$  only. Specifications at temperature extremes are verified by sample testing, but these limits are not used to calculate outgoing quality level.

**Note 3.** Specification is at  $25^{\circ}C$  junction temperature due to requirements of high-speed automatic testing. Actual values at operating temperature will exceed the value at  $T_J = 25^{\circ}C$ . When supply voltages are  $\pm 15V$ , no-load operating junction temperature may rise  $40$ – $60^{\circ}C$  above ambient, and more under load conditions. Accordingly,  $V_{OS}$  may change one to several mV, and  $I_B$  and  $I_{OS}$  will change significantly during warm-up. Refer to  $I_B$  and  $I_{OS}$  vs. temperature graph for expected values.

**Note 4.** LH0132G is 100% production tested for this parameter. LH0132CG is sample tested only. Limits are not used to calculate outgoing quality levels.  $\Delta V_{OS}/\Delta T$  is the average value calculated from measurements at  $25^{\circ}C$  and  $T_{MAX}$ .













**Note 5.** Measured in still air 7 minutes after application of power. Guaranteed thru correlated automatic pulse testing.

**Note 6.** Guaranteed thru correlated automatic pulse testing at  $T_J = 25^{\circ}C$ .


**Note 7.** Not 100% production tested; verified by sample testing only. Limits are not used to calculate outgoing quality level.

\* Limits at high/low temp. are sample tested to LTPD = 10 on LH0132CG/ACG.

# Typical Performance Characteristics





### Typical Performance Characteristics (Continued)







\*Noise voltage includes contribution from source resistance.

### Auxiliary Circuits




### Typical Applications



S  
1


## Typical Applications (Continued)

### High Speed Sample and Hold



TL/K/5499-12

### High Speed Current Mode MUX



TL/K/5499-3

## Applications Information

### POWER SUPPLY DECOUPLING

The LH0132, like most high speed circuits, is sensitive to layout and stray capacitance. Power supplies should be bypassed as near to pins 10 and 12 as practicable with low inductance capacitors such as  $0.01 \mu\text{F}$  disc ceramics. Compensation components should also be located close to the appropriate pins to minimize stray reactances.

### INPUT CURRENT

Because the input devices are FETs, the input bias current may be expected to double for each  $11^\circ\text{C}$  junction temperature rise. This characteristic is plotted in the typical performance characteristics graphs. The device will self-heat due to internal power dissipation after application of power thus raising the FET junction temperature  $40\text{--}60^\circ\text{C}$  above free-

air ambient temperature when supplies are  $\pm 15V$ . The device temperature will stabilize within 5–10 minutes after application of power, and the input bias currents measured at that time will be indicative of normal operating currents. An additional rise would occur as power is delivered to a load due to additional internal power dissipation.

There is an additional effect on input bias current as the input voltage is changed. The effect, common to all FETs, is an avalanche-like increase in gate current as the FET gate-to-drain voltage is increased above a critical value depending on FET geometry and doping levels.

Due to the cascoded FET input stage design of the LH0132, the gate-to-drain voltage is kept below this threshold, and the bias current remains relatively constant over the entire common-mode input voltage range.

#### **INPUT CAPACITANCE**

The input capacitance to the LH0132/LH0132C is typically 5 pF and thus may form a significant time constant with high value resistors. For optimum performance, the input capacitance to the inverting input should be compensated by a small capacitor across the feedback resistor. The value is

strongly dependent on layout and closed loop gain, but will typically be in the neighborhood of several picofarads.

In the non-inverting configuration, it may be advantageous to bootstrap the case and/or a guard conductor to the inverting input. This serves both to divert leakage currents away from the non-inverting input and to reduce the effective input capacitance. A unity gain follower so treated will have an input capacitance under a picofarad.

#### **HEAT SINKING**

While the LH0132 is specified for operation without any explicit heat sink, internal power dissipation does cause a significant temperature rise. Improved bias current performance can thus be obtained by limiting this temperature rise with a small heat sink such as the Thermalloy No. 2241 or equivalent. The case of the device has no internal connection, so it may be electrically connected to the sink if this is advantageous. Be aware, however, that this will affect the stray capacitances to all pins and may thus require adjustment of circuit compensation values.

*For additional applications information request Application Note AN-253.*