



FEATURES
Low Cost
Fast Settling: 100ns
Low Power Dissipation
Low Feedthrough: 1%LSB @ 200kHz
Full Four-Quadrant Multiplying
APPLICATIONS
Battery Operated Equipment
Low Power, Ratiometric A/D Converters
Digitally Controlled Gain Circuits
Digitally Controlled Attenuators
CRT Character Generation
Low Noise Audio Gain Control
AD7523 FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The AD7523 is a low cost, monolithic multiplying digital-to-analog converter packaged in a 16-pin DIP. The device uses an advanced monolithic, thin-film-on-CMOS technology to provide 8-bit resolution with accuracy to 10-bits and very low power dissipation.

The AD7523's excellent multiplying characteristics and low cost allow it to be used in a wide ranging field of applications such as: low noise audio gain control, CRT character generation, motor speed control, digitally controlled attenuators, etc.

PIN CONFIGURATION

ORDERING INFORMATION

| Model | Linearity | Package | Operating Temperature Range | Package Identification ¹ |
|----------|-----------|---------|-----------------------------|-------------------------------------|
| AD7523JN | ±1/2LSB | | | |
| AD7523KN | ±1/4LSB | 16 pin | 0 to +70°C | |
| AD7523LN | ±1/8LSB | Plastic | | N16B |

¹ See Section 19 for package outline information.

SPECIFICATIONS

($V_{DD} = +15V$, $V_{REF} = +10V$ unless otherwise noted)

| PARAMETER | $T_A = +25^\circ C$ | $T_A = T_{min}$ to T_{max} | TEST CONDITION |
|----------------------------------------------|--------------------------------------------------|------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| STATIC ACCURACY | | | |
| Resolution | 8 Bits min | 8 Bits min | |
| Nonlinearity ¹ | | | |
| AD7523JN | $\pm 1/2LSB$ max ($\pm 0.2\%$ FSR max) | $\pm 1/2LSB$ max ($\pm 0.2\%$ FSR max) | $V_{OUT1} = V_{OUT2} = 0V$ |
| AD7523KN | $\pm 1/4LSB$ max ($\pm 0.1\%$ FSR max) | $\pm 1/4LSB$ max ($\pm 0.1\%$ FSR max) | |
| AD7523LN | $\pm 1/8LSB$ max ($\pm 0.05\%$ FSR max) | $\pm 1/8LSB$ max ($\pm 0.05\%$ FSR max) | |
| Monotonicity | Guaranteed over T_{min} to T_{max} | | |
| Gain Error ^{1,2,3} | -1.5% of FSR min, +1.5% of FSR max | -1.8% of FSR min, +1.8% of FSR max | |
| Power Supply Rejection (Gain) ^{1,2} | 0.02% per % max | 0.03% per % max | |
| Output Leakage Current | | | |
| I_{OUT1} (pin 1) | $\pm 50nA$ max | $\pm 200nA$ max | $V_{OUT1} = V_{OUT2} = 0V$, $V_{REF} = \pm 10V$ |
| I_{OUT2} (pin 2) | $\pm 50nA$ max | $\pm 200nA$ max | Digital Inputs = V_{INL} $V_{OUT1} = V_{OUT2} = 0V$, $V_{REF} = \pm 10V$ Digital Inputs = V_{INH} |
| DYNAMIC PERFORMANCE | | | |
| Output Current | | | |
| Settling Time ⁴ | 150ns max | 200ns max | To 0.2% FSR, Load = 100Ω Digital Inputs = V_{INH} to V_{INL} or V_{INL} to V_{INH} |
| Feedthrough Error ⁴ | $\pm 1/2LSB$ max | $\pm 1LSB$ max | Digital Inputs = V_{INL} $V_{REF} = 20V$ p-p, 200kHz sinewave |
| REFERENCE INPUT | | | |
| Input Resistance (pin 15) | 5k Ω min, 20k Ω max | | $V_{OUT1} = V_{OUT2} = 0V$ |
| Temperature Coefficient | | -500ppm/ $^\circ C$ max | |
| ANALOG OUTPUTS⁴ | | | |
| Output Capacitance | | | |
| C_{OUT1} (pin 1) | 100pF max | 100pF max | Digital Inputs = V_{INH} |
| C_{OUT2} (pin 2) | 30pF max | 30pF max | |
| C_{OUT1} (pin 1) | 30pF max | 30pF max | Digital Inputs = V_{INL} |
| C_{OUT2} (pin 2) | 100pF max | 100pF max | |
| DIGITAL INPUTS | | | |
| Logic Thresholds | | | |
| V_{INH} | +14.5V min | +14.5V min | |
| V_{INL} | +0.5V max | +0.5V max | |
| Input Leakage Current | | | |
| I_{IN} (per input) | $\pm 1\mu A$ max | $\pm 1\mu A$ max | $V_{IN} = 0V$ or $+15V$ |
| Input Capacitance | | | |
| C_{IN} ⁴ | 4pF max | 4pF max | |
| Input Coding | Unipolar Binary or Offset Binary (see next page) | | |
| POWER REQUIREMENTS | | | |
| V_{DD} Range | +5V min, +16V max | +5V min, +16V max | Device Functionality, Accuracy is tested and guaranteed only at $V_{DD} = +15V$ Digital Inputs = V_{INH} or V_{INL} |
| I_{DD} | 100 μA max | 100 μA max | |

NOTES

¹FSR is Full Scale Range.

²Using internal feedback resistor, Full Scale Range (FSR) is equal to ($V_{REF} - 1LSB$) in the unipolar circuit on the next page.

³Max gain change from $+25^\circ C$ to T_{min} or T_{max} is $\pm 0.3\%$ FSR.

⁴Guaranteed by design. Not subject to test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

($T_A = +25^\circ C$ unless otherwise noted)

| | | |
|-----------------------------------------------|-------|-------------------|
| V_{DD} to GND | | -0V, +17V |
| V_{REF} to GND | | $\pm 25V$ |
| Digital Input Voltage (V_{IN}) to GND | | -0.3V to V_{DD} |
| V_{OUT1} , V_{OUT2} (pin 1, pin 2) to GND | | -0.3V to V_{DD} |

Power Dissipation (package)

| | |
|------------------------------------------------|----------------------------------|
| To $+70^\circ C$ | 670mW |
| Derate Above $+70^\circ C$ by | .8.3mW/ $^\circ C$ |
| Operating Temperature | 0 to $+70^\circ C$ |
| Storage Temperature | -65 $^\circ C$ to $+150^\circ C$ |
| Lead Temperature (Soldering, 10 seconds) | +300 $^\circ C$ |

CAUTION:

1. ESD sensitive device. The digital control inputs are Zener protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
2. Do not apply voltages lower than ground or higher than the V_{DD} to any pin except V_{REF} (pin 15) and R_{FB} (pin 16).
3. The inputs of some IC amplifiers (especially wide bandwidth types) present a low impedance to V^- during power-up or power-down sequencing. To prevent the AD7523 OUT1 or OUT2 terminals from exceeding -300mV (which causes catastrophic substrate current) a Schottky diode (HP5082-2811 or equivalent) is recommended. The diode should be connected between OUT1 (OUT2) and ground as shown in Figure 1 and 2. Protection diodes are not required when using TRI-FET amplifiers such as the AD542 or AD544.


BASIC OPERATION


Figure 1. Unipolar Binary Operation
(2-Quadrant Multiplication)

DIGITAL INPUT ANALOG OUTPUT
MSB LSB

| | |
|-----------------|----------------------------------------------------------------|
| 1 1 1 1 1 1 1 1 | $-V_{REF} \left(\frac{255}{256} \right)$ |
| 1 0 0 0 0 0 0 1 | $-V_{REF} \left(\frac{129}{256} \right)$ |
| 1 0 0 0 0 0 0 0 | $-V_{REF} \left(\frac{128}{256} \right) = -\frac{V_{REF}}{2}$ |
| 0 1 1 1 1 1 1 1 | $-V_{REF} \left(\frac{127}{256} \right)$ |
| 0 0 0 0 0 0 0 1 | $-V_{REF} \left(\frac{1}{256} \right)$ |
| 0 0 0 0 0 0 0 0 | $-V_{REF} \left(\frac{0}{256} \right) = 0$ |

$$\text{Note: } 1\text{LSB} = (2^{-8})(V_{REF}) = \left(\frac{1}{256} \right) (V_{REF})$$

Table I. Unipolar Binary Code Table




Figure 2. Bipolar (4-Quadrant) Operation

DIGITAL INPUT ANALOG OUTPUT
MSB LSB


| | |
|-----------------|-------------------------------------------|
| 1 1 1 1 1 1 1 1 | $-V_{REF} \left(\frac{127}{128} \right)$ |
| 1 0 0 0 0 0 0 1 | $-V_{REF} \left(\frac{1}{128} \right)$ |
| 1 0 0 0 0 0 0 0 | 0 |
| 0 1 1 1 1 1 1 1 | $+V_{REF} \left(\frac{1}{128} \right)$ |
| 0 0 0 0 0 0 0 1 | $+V_{REF} \left(\frac{127}{128} \right)$ |
| 0 0 0 0 0 0 0 0 | $+V_{REF} \left(\frac{128}{128} \right)$ |

$$\text{Note: } 1\text{LSB} = (2^{-7})(V_{REF}) = \left(\frac{1}{128} \right) (V_{REF})$$

Table II. Bipolar (Offset Binary) Code Table

APPLICATIONS

DIVIDER (DIGITALLY CONTROLLED GAIN)



EQUATIONS

$$V_{OUT} = -\frac{V_{IN}}{D}$$

$$A_V = \frac{V_{OUT}}{V_{IN}} = -\frac{1}{D} \quad \text{where: } A_V = \text{Voltage Gain}$$

and where:


$$D = \frac{\text{BIT}_1}{2^1} + \frac{\text{BIT}_2}{2^2} + \frac{\text{BIT}_8}{2^8}$$

(BIT N = 1 or 0)

EXAMPLES

- D = 00000000, $A_V = -A_{OL}$ (OP AMP)
- D = 00000001, $A_V = -256$
- D = 10000000, $A_V = -\frac{128}{256} = -2$
- D = 11111111, $A_V = -\frac{256}{255}$

POWER GENERATION



CIRCUIT EQUATIONS

$$V_1 = -(V_{REF})(D)$$

$$V_2 = +(V_{REF})(D^2)$$

$$V_n = -(V_{REF})(D^n), n \text{ an odd integer}$$

$$V_n = +(V_{REF})(D^n), n \text{ an even integer}$$