

NVRAM CONTROLLER for up to EIGHT LPSRAM

- CONVERT LOW POWER SRAMs into **NVRAMs**
- PRECISION POWER MONITORING and POWER SWITCHING CIRCUITRY
- AUTOMATIC WRITE-PROTECTION when V_{CC} is OUT-OF-TOLERANCE
- TWO INPUT DECODER ALLOWS CONTROL for up to 8 SRAMs (with 2 devices active in parallel)
- CHOICE of SUPPLY VOLTAGES and POWER-FAIL DESELECT VOLTAGES:
 - M40Z300:

 $V_{CC} = 4.5V \text{ to } 5.5V$ THS = V_{SS} $4.5V \le V_{PFD} \le 4.75V$ THS = V_{OUT} 4.2V $\leq V_{PFD} \leq 4.5V$

– M40Z300W:

 $V_{CC} = 3.0V \text{ to } 3.6V$ $THS = V_{SS} \ 2.8V \le V_{PFD} \le 3.0V$

 $V_{CC} = 2.7V$ to 3.3V $THS = V_{OUT} \ 2.5 \leq V_{PFD} \leq 2.7V$

- RESET OUTPUT (RST) for POWER ON RESET
- LESS THAN 12ns CHIP ENABLE ACCESS PROPAGATION DELAY (for 5.0V device)
- PACKAGING INCLUDES a 28-LEAD SOIC and SNAPHAT® TOP (to be Ordered Separately)
- SOIC PACKAGE PROVIDES DIRECT CONNECTION for a SNAPHAT TOP which CONTAINS the BATTERY
- BATTERY LOW PIN (BL)

Table 1. Signal Names

THS	Threshold Select Input
Ē	Chip Enable Input
E1 _{CON} -E4 _{CON}	Conditioned Chip Enable Output
A, B	Decoder Inputs
RST	Reset Output (Open Drain)
BL	Battery Low Output (Open Drain)
V _{OUT}	Supply Voltage Output
V _{CC}	Supply Voltage
V _{SS}	Ground





Figure 1. Logic Diagram



November 1998 1/14

Table 2. Absolute Maximum Ratings (1)


Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature	0 to 70	°C
T _{STG}	Storage Temperature (V _{CC} Off) SNAPHAT SOIC	–40 to 85 –55 to 125	့င
V _{IO}	Input or Output Voltages	-0.3 to V _{CC} +0.3	V
V _{CC}	Supply Voltage	–0.3 to 7	V
lo	Output Current	20	mA
P _D	Power Dissipation	1	W

Notes: 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum rating conditions for extended periods of time may affect reliability.

CAUTION: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode.

CAUTION: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

Figure 2. SOIC Pin Connections



Warning: NC = Not Connected.

DESCRIPTION

The M40Z300/W NVRAM Controller is a self-contained device which converts a standard low-power SRAM into a non-volatile memory. A precision voltage reference and comparator monitors the Vcc input for an out-of-tolerance condition.

When an invalid V_{CC} condition occurs, the conditioned chip enable outputs ($\overline{E1}_{CON}$ to $\overline{E4}_{CON}$) are forced inactive to write-protect the stored data in the SRAM. During a power failure, the SRAM is switched from the V_{CC} pin to the lithium cell within the SNAPHAT to provide the energy required for data retention. On a subsequent power-up, the SRAM remains write protected until a valid power condition returns.

The 28 pin, 330 mil SOIC provides sockets with gold plated contacts for direct connection to a separate SNAPHAT housing containing the battery. The SNAPHAT housing has gold plated pins which mate with the sockets, ensuring reliable connection. The housing is keyed to prevent improper insertion. This unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process which greatly reduces the board manufacturing process complexity of either directly soldering or inserting a battery into a soldered holder. Providing non-volatility becomes a "SNAP".

OPERATION

The M40Z300/W, as shown in Figure 4, can control up to four (eight, if placed in parallel) standard low-power SRAMs. These SRAMs must be configured to have the chip enable input disable all other input signals. Most slow, low-power SRAMs are configured like this, however many fast SRAMs are not. During normal operating conditions, the conditioned chip enable ($\overline{\text{E1}_{CON}}$ to $\overline{\text{E4}_{CON}}$) output pins follow the chip enable ($\overline{\text{E}}$) input pin with timing shown in Table 7. An internal switch connects V_{CC} to V_{OUT} .

Table 3. Truth Table

Inputs			Outputs				
Ē	В	A	E1con E2con E3con E4co				
Н	×	×	Н	Н	Н	Н	
L	L	L	L	Н	Н	Н	
L	L	Н	Н	L	Н	Н	
L	Н	L	Н	Н	L	Н	
L	Н	Н	Н	Н	Н	L	

Table 4. AC Measurement Conditions

Input Rise and Fall Times	≤ 5ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V


This switch has a voltage drop of less than 0.3V (lout1).

When V_{CC} degrades during a power failure, $\overline{E1}_{CON}$ to $\overline{E4}_{CON}$ are forced inactive independent of \overline{E} . In this situation, the SRAM is unconditionally write protected as V_{CC} falls below an out-of-tolerance threshold (V_{PFD}). For the M40Z300 the power fail detection value associated with V_{PFD} is selected by the Threshold Select (THS) pin and is shown in Table 6A. For the M40Z300W, the THS pin selects both the supply voltage and V_{PFD} as shown in Table 6B.

Note: In either case, THS pin must be connected to either V_{SS} or V_{OUT} .

If chip enable access is in progress during a power fail detection, that memory cycle continues to completion before the memory is write protected. If the memory cycle is not terminated within time twpt, E1con to E4con are unconditionally driven high, write protecting the SRAM. A power failure during a write cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the SRAM's contents. At voltages below VPFD (min), the user can be assured the memory will be write protected within the Write Protect Time

Figure 3. AC Testing Load Circuit




(twpT) provided the V_{CC} fall time exceeds t_{F} (See Table 7).

As V_{CC} continues to degrade, the internal switch disconnects V_{CC} and connects the internal battery to V_{OUT} . This occurs at the switchover voltage (V_{SO}). Below the V_{SO} , the battery provides a voltage V_{OHB} to the SRAM and can supply current I_{OUT} 2 (see Table 6A/6B).

When V_{CC} rises above V_{SO} , V_{OUT} is switched back to the supply voltage. Outputs $\overline{E1}_{CON}$ to $\overline{E4}_{CON}$ are held inactive for t_{CER} (120ms maximum) after the power supply has reached V_{PFD} , independent of the \overline{E} input, to allow for processor stabilization (see Figure 6).

Figure 4. Hardware Hookup



DATA RETENTION LIFETIME CALCULATION

Most low power SRAMs on the market today can be used with the M40Z300/W NVRAM Controller. There are, however some criteria which should be used in making the final choice of which SRAM to use. The SRAM must be designed in a way where the chip enable input disables all other inputs to the SRAM. This allows inputs to the M40Z300/W and SRAMs to be Don't Care once $V_{\rm CC}$ falls below $V_{\rm PFD}$ (min). The SRAM should also guarantee data retention down to $V_{\rm CC}$ =2.0V. The chip enable access time must be sufficient to meet the system needs with the chip enable propagation delays included.

If data retention lifetime is a critical parameter for the system, it is important to review the data retention current specifications for the particular SRAMs being evaluated. Most SRAMs specify a data retention current at 3.0V. Manufacturers generally specify a typical condition for room temperature along with a worst case condition (generally at elevated temperatures). The system level requirements will determine the choice of which value to use. The data retention current value of the SRAMs can then be added to the IccdR value of the

M40Z300/W to determine the total current requirements for data retention. The available battery capacity for the SNAPHAT of your choice can then be divided by this current to determine the amount of data retention available (see Table 8).

CAUTION: Take care to avoid inadvertent discharge through Vout and E1con-E4con after battery has been attached.

For a further more detailed review of lifetime calculations, please see Application Note AN1012.

POWER-ON RESET OUTPUT

All microprocessors have a reset input which forces them to a known state when starting. The M40Z300/W has a reset output (RST) pin which is guaranteed to be low within t_{WPT} of V_{PFD} (See Table 7). This signal is an open drain configuration. An appropriate pull-up resistor should be chosen to control the rise time. This signal will be valid for all voltage conditions, even when V_{CC} equals V_{SS} . Once V_{CC} exceeds the power failure detect voltage V_{PFD} , an internal timer keeps \overline{RST} low for t_{REC} to allow the power supply to stabilize.

Table 5. Capacitance (1)

 $(T_A = 25^{\circ}C; f = 1MHz)$

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V		8	pF
C _{OUT} (2)	Output Capacitance	V _{OUT} = 0V		10	pF

Note: 1. Sampled only, not 100% tested. 2. Outputs deselected.

Table 6A. DC Characteristics for M40Z300

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
I _{LI} ⁽¹⁾	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$			±1	μА
lcc	Supply Current	Outputs open		3	6	mA
VIL	Input Low Voltage		-0.3		0.8	٧
V _{IH}	Input High Voltage		2.2		V _{CC} + 0.3	٧
V _{OL}	Output Low Voltage	I _{OL} = 4.0mA			0.4	٧
V OL	Output Low Voltage (open drain) (2)	I _{OL} = 10mA			0.4	٧
V _{OH}	Output High Voltage	I _{OH} = -2.0mA	2.4			٧
V _{OHB}	V _{OH} Battery Back-up ⁽³⁾	$I_{OUT2} = -1.0 \mu A$	2.0	2.9	3.6	٧
I _{OUT1}	V _{OUT} Current (Active)	$V_{OUT} > V_{CC} - 0.3$			250	mA
10011	Voor Carrette (Notive)	V _{OUT} > V _{CC} -0.2			150	mA
I _{OUT2}	V _{OUT} Current (Battery Back-up)	V _{OUT} > V _{BAT} -0.2		100		μА
I _{CCDR}	Data Retention Mode Current (4)				100	nA
THS	Threshold Select Voltage		V _{SS}		V _{OUT}	٧
V _{PFD}	Power-fail Deselect Voltage (THS = V _{SS})		4.5	4.6	4.75	٧
V PFD	Power-fail Deselect Voltage (THS = V _{OUT})		4.2	4.35	4.5	٧
V _{SO}	Battery Back-up Switchover Voltage			3.0		٧

Note: 1. Outputs deselected.
2. For RST & BL pins (Open Drain).
3. Chip Enable outputs (E1con - E4con) can only sustain CMOS leakage currents in the battery back-up mode. Higher leakage currents will reduce battery life.
4. Measured with Vout and E1con - E4con open.

47/

Table 6B. DC Characteristics for M40Z300W

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = 3\text{V to } 3.6\text{V or } 2.7\text{V to } 3.3\text{V})$

Sym- bol	Parameter	Test Condition	Min	Тур	Max	Unit
I _{LI} ⁽¹⁾	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$			±1	μΑ
lcc	Supply Current	Outputs open		2	4	mA
V _{IL}	Input Low Voltage		-0.3		0.8	>
V _{IH}	Input High Voltage		2.0		V _{CC} + 0.3	>
V _{OL}	Output Low Voltage	I _{OL} = 4.0mA			0.4	>
- OL	Output Low Voltage (open drain) (2)	I _{OL} = 10mA			0.4	>
V _{OH}	Output High Voltage	I _{OH} = -2.0mA	2.4			٧
V _{OHB}	V _{OH} Battery Back-up ⁽³⁾	$I_{OUT2} = -1.0 \mu A$	2.0	2.9	3.6	>
I _{OUT1}	V _{OUT} Current (Active)	V _{OUT} > V _{CC} -0.3			150	mA
10011	Voca Comercia (News)	V _{OUT} > V _{CC} -0.2			100	mA
I _{OUT2}	V _{OUT} Current (Battery Back-up)	V _{OUT} > V _{BAT} -0.2		100		μΑ
ICCDR	Data Retention Mode Current (4)				100	nA
THS	Threshold Select Voltage		V _{SS}		V _{OUT}	٧
V _{PFD}	Power-fail Deselect Voltage (THS = V _{SS})		2.8	2.9	3.0	٧
• • • • •	Power-fail Deselect Voltage (THS = V _{OUT})		2.5	2.6	2.7	٧
V _{SO}	Battery Back-up Switchover Voltage			2.5		V

47/ 6/14

Note: 1. Outputs deselected.
2. For RST & BL pins (Open Drain).
3. Chip Enable outputs (E1con - E4con) can only sustain CMOS leakage currents in the battery back-up mode. Higher leakage currents will reduce battery life.
4. Measured with Vout and E1con - E4con open.

Table 7. Power Down/Up AC Characteristics $(T_A = 0 \text{ to } 70^{\circ}\text{C})$

Symbol	Parameter	Min	Max	Unit	
t _F ⁽¹⁾	V _{PFD} (max) to V _{PFD} (min) V _{CC} Fall Time		300		μs
t _{FB} (2)	V _{PFD} (min) to V _{SS} V _{CC} Fall Time		150		μs
t _R	V _{PFD} (min) to V _{PFD} (max) V _{CC} Rise Time		10		μs
t _{EDL}	Chip Enable Propagation Delay Low	M40Z300		12	ns
LEDL	EDL Chip Enable Propagation Delay Low	M40Z300W		20	ns
t	Chip Enable Propagation Delay High M40Z300	M40Z300		10	ns
t _{EDH}	Chip Chable Flopagation Delay Flight	M40Z300W		20	ns
t _{AS}	A, B set up to $\overline{\mathbb{E}}$	•	0		ns
t _{CER}	Chip Enable Recovery		40	120	ms
t _{REC}	V _{PFD} (max) to RST High	40	120	ms	
t	Write Protect Time	M40Z300	40	150	μs
t _{WPT}	White Protect fillie	M40Z300W	40	250	μs
t _{RB}	V _{SS} to V _{PFD} (min) V _{CC} Rise Time	1		μs	

Notes: 1. V_{PFD} (max) to V_{PFD} (min) fall time of less than t_F may result in deselection/write protection not occurring until 200 μs after V_{CC} passes V_{PFD} (min)

Vcc passes V_{PFD} (min).

2. V_{PFD} (min) to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.

TWO TO FOUR DECODE

The M40Z300/W includes a 2 input (A, B) decoder which allows the control of up to 4 independent SRAMs. The Truth Table for these inputs is shown in Table 3.

BATTERY LOW PIN

The M40Z300/W automatically performs battery voltage monitoring upon power-up, and at factory-programmed time intervals of at least 24 hours. The Battery Low (BL) pin will be asserted if the battery voltage is found to be less than approximately 2.5V. The BL pin will remain asserted until completion of battery replacement and subsequent battery low monitoring tests, either during the next power-up sequence or the next scheduled 24-hour interval.

If a battery low is generated during a power-up sequence, this indicates that the battery is below 2.5V and may not be able to maintain data integrity in the SRAM. Data should be considered suspect,

and verified as correct. A fresh battery should be installed.

If a battery low indication is generated during the 24-hour interval check, this indicates that the battery is near end of life. However, data is not compromised due to the fact that a nominal $V_{\rm CC}$ is supplied. In order to insure data integrity during subsequent periods of battery back-up mode, the battery should be replaced.

The M40Z300/W only monitors the battery when a nominal Vcc is applied to the device. Thus applications which require extensive durations in the battery back-up mode should be powered-up periodically (at least once every few months) in order for this technique to be beneficial. Additionally, if a battery low is indicated, data integrity should be verified upon power-up via a checksum or other technique. The \overline{BL} pin is an open drain output and an appropriate pull-up resistor should be chosen to control the rise time.

Figure 5. Power Down Timing




Figure 6. Power Up Timing





Figure 7. Address-Decode Time



Note: During system design, compliance with the SRAM timing parameters must comprehend the propagation delay between F and FX_{COM}

Table 8. Battery Table

Part Number	Description	Package
M4Z28-BR00SH	Lithium Battery (49mAh) SNAPHAT	SH
M4Z32-BR00SH	Lithium Battery (130mAh) SNAPHAT	SH


VCC NOISE AND NEGATIVE GOING TRANSIENTS

lcc transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the $V_{\rm CC}$ bus. These transients can be reduced if capacitors are used to store energy, which stabilizes the $V_{\rm CC}$ bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur.


A ceramic bypass capacitor value of $0.1\mu F$ (as shown in figure 8) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below Vss by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, STMicroelectronics recommends connecting a schottky diode from V_{CC} to Vss (cathode connected to Vcc, anode to Vss). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 8. Supply Voltage Protection



ORDERING INFORMATION SCHEME




Note: 1. The SOIC package (SOH28) requires the battery package (SNAPHAT) which is ordered separately under the part number "M4Zxx-BR00SH1" in plastic tube or "M4Zxx-BR00SH1TR" in Tape & Reel form.

Caution: Do not place the SNAPHAT battery package "M4Zxx-BR00SH1" in conductive foam since will drain the lithium button-cell battery.

For a list of available options (Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

SOH28 - 28 lead Plastic Small Outline, battery SNAPHAT


Symb		mm		inches		
- Symb	Тур	Min	Max	Тур	Min	Max
Α			3.05			0.120
A1		0.05	0.36		0.002	0.014
A2		2.34	2.69		0.092	0.106
В		0.36	0.51		0.014	0.020
С		0.15	0.32		0.006	0.012
D		17.71	18.49		0.697	0.728
E		8.23	8.89		0.324	0.350
е	1.27	_	_	0.050	_	_
eB		3.20	3.61		0.126	0.142
Н		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
α		0°	8°		0°	8°
Ν		28		28		
СР			0.10			0.004



Drawing is not to scale.


M4Z28-BR00SH - SNAPHAT Housing for 28 lead Plastic Small Outline

Symb		mm		inches		
- Symb	Тур	Min	Max	Тур	Min	Max
Α			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
АЗ			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090



M4Z32-BR00SH - SNAPHAT Housing for 28 lead Plastic Small Outline

Symb		mm		inches		
Symb	Тур	Min	Max	Тур	Min	Max
Α			10.54			0.415
A1		8.00	8.51		0.315	0.335
A2		7.24	8.00		0.285	0.315
АЗ			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		17.27	18.03		0.680	0.710
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090



Drawing is not to scale.