8087

Numeric Data Coprocessor iAPX86 Family

DISTINCTIVE CHARACTERISTICS

- High performance arithmetic and transcendental functions in hardware
- Supports 8-, 16-, 32-, 64-bit integer
- Performs 32-, 64-, 80-bit floating point calculations conforming to IEEE standard
- Standard 8086 instruction set and addressing modes
- Built-in exception handling functions
- Multibus* system compatible

GENERAL DESCRIPTION


The 8087 is designed to do high performance numeric processing in hardware. It operates as the coprocessor to an 8086 or 8088 CPU and can improve numeric throughput by a factor of 100 over the stand-alone CPU. It is programmed with the same instruction set as the 8086/88.

The 8087 does trigonometric, logarithmic, and exponential

functions, which are essential in many scientific and military applications. The 8087 can also process BCD numbers up to 18 digits with no round-off error.

The 8087 is built in N-channel depletion load technology in a 40-pin package.


BLOCK DIAGRAM



*Multibus is a registered trademark of Intel Corporation.

02037B


3-122



TOTAL PIN I IS MAINED for Orientation

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations, check for newly released valid combinations and/or obtain additional data on AMD's standard military grade product.

*A "C" in the middle of the device type denotes CMOS version of the product.


PIN DESCRIPTION


Pin No.	Name	1/0				Description						
39, 2-16	AD ₁₅ -AD ₀	1/0	is analogous to BHI transferred on the lo the bus would norm									
35, 36, 37, 38	A ₁₉ /S ₆ , A ₁₈ /S ₅ , A ₁₇ /S ₄ , A ₁₆ /S ₃	1/0	memory operations, bus cycles, S ₆ , S ₄ , a	ress Memory. During T_1 these are the four most significant address lines for memory operations. Durinory operations, status information is available on these lines during T_2 , T_3 , T_W , and T_4 . For 8087 controll cycles, S_6 , S_4 , and S_5 are reserved and currently one (HIGH), while S_5 is always LOW. These lines are inpute the 8087 monitors when the 8086/8088 is in control of the bus.								
34	BHE/S ₇	1/0	significant half of th normally use BHE to to be transferred on	is High Enable. During T_1 the bus high enable signal (\overline{BHD}) should be used to enable data onto the most initicant half of the data bus, pins D_{15} - D_8 . Eight-bit oriented devices tied to the upper half of the bus would rmally use \overline{BHE} to condition chip select functions. \overline{BHE} is LOW during T_1 for read and write cycles when a byte is be transferred on the high portion of the bus. The S_7 status information is available during T_2 , T_3 , T_W , and T_4 e signal is active LOW. S_7 is an input which the 8087 monitors during 8086/8088 controlled bus cycles.								
26, 27, 28	S ₀ , S ₁ , S ₂	1/0	_	riven able		status lines are encoded	as follows:					
			l		1	1						
			0 (LOW) X	S ₀	Unused							
		İ	1 (HIGH) 0	lô	Unused							
			1 0	1	Read Memory							
			1 1	0	Write Memory							
			1 1	1	Passive							
			Status is driven activ T ₃ or during T _W wh access control signa the return to the pas by the 8087 when	sive s	iate in 12 or 1 w/is	used to indicate the end of	eturned to the passive state (1, 1, 1) during 88 Bus Controller to generate all memory indicate the beginning of a bus cycle, and f a bus cycle. These signals are monitored					
31	RQ/GT₀	1/0	operand transfers or grant pins. The req 1. A pulse one clock connected to the 2. The NDP waits for following the gran	on be uest/g wide 8087 the g	ehalf of another bus grant sequence on is passed to the C RQ/GT ₁ pin. rant pulse and when	master. It must be connect this pin is as follows: PU to indicate a local bus in it is received will either initial.	ontrol of the local bus from the CPU for cted to one of the two processor request/ request by either the 8087 or the master titate bus transfer activity in the clock cycle ck if the initial request was for another bus					
			master. 3. The 8087 will gen cycle or on recei	erate pt of	a release pulse to the release pulse	the CPU one clock cycle from the bus master on	after the completion of the last NDP bus $\overline{RQ}/\overline{GT}_1$.					
30	RQ/GT₁	1/0	bus at the end of the made, the request/of grant and release p	e pro- grant s ulses Q/GT	cessor's current bu sequence is passed are also passed t 1 has an internal pu	s cycle. If the NDP is not I through the NDP on the brough the NDP with a tw ill-up resistor and may be li	ister to force the NDP to release the local in control of the bus when the request is $RO/(3T_0)$ pin one cycle later. Subsequent wo and one clock delay, respectively, for eft unconnected. If the NDP has control of					
			2. During the NDP's that the 8087 has CLK. The NDP's 3. A pulse 1 CLK wi	next allowe contr de fro	T ₄ or T ₁ , a pulse 1 ed the local bus to f of unit is disconne em the requesting n	CLK wide from the 8087 to oat and that it will enter the cted logically from the lo	ocal bus request to the 8087 (pulse 1). the requesting master (pulse 2) indicates "RO/GT acknowledge" state at the next scal bus during "RO/GT acknowledge." 37 (pulse 3) that the "RO/GT" request is next CLK.					
			Each master-master each bus exchange	excha	ange of the local buses are active LOV	s is a sequence of 3 pulses V.	s. There must be one dead CLK cycle after					
24, 25	QS ₁ , QS ₀	1		d QS _C	provide the 8087	with status to allow trac	cking of the CPU instruction queue.					
	1		QS ₁ QS ₀	+			1					
			0 (LOW) 0		lo Operation		-					
			0 1	$\overline{}$	irst Byte of Op Co	de from Queue	-					
			1 (HIGH) 0		mpty the Queue ubsequent Byte from	om Ougus	-					
32	INT	-	Interrupt. This line	is use	ed to indicate that	an unmasked exception	has occurred during numeric instruction					
	BUOY	 	execution when 808	37 inte	errupts are enabled	 This signal is typically r 	routed to an 8259A. INT is active HIGH.					
23	BUSY	°	Busy. This signal ind pin to provide CPU- exception is cleared	NDP 9	synchronization. In	the case of an unmasked	truction. It is connected to the CPU's TEST exception, BUSY remains active until the					
22	READY	1	Ready. READY is th	e ack	nowledgment from	the addressed memory de	vice that it will complete the data transfer. erator to form READY. This signal is active					
21	RESET		Reset. RESET cause for at least four clo	s the	processor to imme	diately terminate its preser ternally synchronized.	nt activity. The signal must be active HIGH					
19	CLK	ı	Clock. The clock pro cycle to provide op	vides timize	the basic timing for d internal timing.	r the processor and bus co	ontroller. It is asymmetric with a 33% duty					
40	Vcc		Power. V _{CC} is the	+ 5V	power supply pin.							
1, 20	GND		Ground. GND are t				****					

The 8087 is a numeric processor extension that provides arithmetic and logical instruction support for a variety of numeric data types. It also executes numerous built-in transcendental functions (e.g., tangent and log functions). The 8087 executes instructions as a coprocessor to a maximum mode 8086 or 8088. Figure 3 presents the registers of the 8087 plus CPU combination. Table 2 shows the range of data types supported by the NDP. The 8087 is treated as an extension to the CPU, providing register, data types, control, and instruction capabilities at the hardware level. At the programmer's level, the CPU and NDP is viewed as a single unified processor.

System Configuration

As a coprocessor to an 8086 or 8088, the 8087 is wired in parallel with the CPU as shown in Figure 4. The CPU's status $(\tilde{S}_0-\tilde{S}_2)$ and queue status lines $(Q\tilde{S}_0-QS_1)$ enable the 8087 to monitor and decode instructions in synchronization with the CPU and without any CPU overhead. Once started the 8087 can process in parallel with, and independent of, the host CPU. The NPX can interrupt the CPU when it detects an error or exception. The 8087's interrupt request line is typically routed to the CPU through an 8259A Programmable Interrupt Controller.





The 8087 uses one of the request/grant lines (typically RQ/ GT₁) to obtain control of the local bus for data transfers. The other request/grant line is available for general system use (for instance by an I/O processor in LOCAL mode). A bus master can also be connected to the 8087's RQ/GT₁ line. In this configuration the 8087 will pass the request/grant handshake signals between the CPU and the attached master when the 8087 is not in control of the bus and will relinquish the bus to the master directly when the 8087 is in control. In this way two additional masters can be configured; one will share the 8086 bus with the 8087 on a first come first served basis, and the second will be guaranteed to be higher in priority than the 8087.

As Figure 4 shows, all processors utilize the same clock generator and system bus interface components.

Bus Operation

The 8087 bus structure, operation and timing are identical to all other processors in the 8086 family. The address is time multiplexed with the data on the first 16/8 lines of the address/data bus. A₁₆ through A₁₉ are time multiplexed with four status lines S₃ - S₆; S₃, S₄ and S₆ are always one (HIGH) for 8087 driven bus cycles while S5 is always zero (LOW). When the 8087 is monitoring CPU bus cycles (passive mode). S₆ is also monitored by the 8087 to differentiate 8086/8088 activity from that of a local I/O processor or any other local bus master. (The 8086/8088 must be the only processor on the local bus to drive S6 low.) S7 is multiplexed with and has the same value as BHE for all 8087 bus cycles.

The first three status lines, $\overline{S}_0 - \overline{S}_2$, are used with an 8288 bus controller to determine the type of bus cycle being run:

5₂	Ī1	5₀	
0	Х	Х	Unused
1	0	0	Unused
1	0	1	Memory Data Read
1	1	0	Memory Data Write
1	1	1	Passive (no bus cycle)

Programming Interface

The NDP includes the standard 8086/88 instruction set for general data manipulation and program control. It also includes 68 numeric instructions for extended precision integer, floating point, trigonometric, logarithmic, and exponential functions. Sample execution times for several NDP functions are shown in Figure 4.

Any instruction executed by the NDP is the combined result of the CPU and NPX activity. The CPU and NPX have specialized functions and registers providing fast concurrent operation. The CPU controls overall program execution while the NPX uses the coprocessor interface to recognize and perform numeric operations.

Table 2 lists the eight data types the 8087 supports and presents the format for each type, internally, the NPX holds all numbers in the temporary real format. Load and store instructions automatically convert operands represented in memory as 16-, 32-, or 64-bit integers, 32- or 64-bit floating point numbers, or 18-digit packed BCD numbers into temporary real format and vice versa. The NDP also provides the capability to control round off, underflow, and overflow errors in each calculation.

Computations in the NPX use the processor's register stack. These eight 80-bit registers provide the equivalent capacity of 20 32-bit registers. The NPX register set can be accessed as a stack, with instructions operating on the top one or two stack elements, or as a fixed register set, with instructions operating on explicitly designated registers.

All 8087 instructions appear as ESCAPE instructions to the host CPU. Assembly language programs are written in ASM-86, the 8086/88 assembly language. Table 3 gives the execution times of some typical numeric instructions.

Numeric Processor Extension Architecture

As shown in Figure 5, the 8087 is internally divided into two processing elements, the control unit (CU) and the numeric

execution unit (NEU). The NEU executes all numeric instructions, while the CU receives and decodes instructions, reads and writes memory operands, and executes NPX control instructions. The two elements are able to operate independent

dently of one another, allowing the CU to maintain synchronization with the CPU while the NEU is busy processing a numeric instruction




Figure 5. 8087 Black Diagram

TABLE 3. EXECUTION TIME FOR SELECTED 8087 NUMERIC INSTRUCTIONS AND CORRESPONDING 8086 EMULATION

	Approximate Execution Time (μs)				
Floating Point Instruction	8087 (5MHz Clock)	8086 Emulation			
Add/Subtract Magnitude	14/18	1,600			
Multiply (single precision)	19	1,600			
Multiply (extended precision)	27	2,100			
Divide	39	3,200			
Compare	9	1,300			
Load (double percision)	10	1,700			
Store (double percision)	21	1,200			
Square Root	36	19,600			
Tangent	90	13,000			
Exponentiation	100	17,000			

Control Unit

The CU keeps the 8087 operating in synchronization with its host CPU. 8087 instructions are intermixed with CPU instruc-

tions in a single instruction stream. The CPU fetches all instructions from memory; by monitoring the status signals $(\bar{S}_0 - \bar{S}_2, S_6)$ emitted by the CPU, the NPX control unit determines when an 8086 instruction is being fetched. The CU monitors the Data bus in parallel with the CPU to obtain instructions that pertain to the 8087.

The CU maintains an instruction queue that is identical to the queue in the host CPU. The CU automatically determines if the CPU is an 8086 or an 8088 immediately after reset (by monitoring the $\overline{\text{BHE}}/\text{S}_7$ line) and matches its queue length accordingly. By monitoring the CPU's queue status lines (QS0, QS1), the CU obtains and decodes instructions from the queue in synchronization with the CPU.

A numeric instruction appears as an ESCAPE instruction to the 8086 or 8088 CPU. Both the CPU and NPX decode and execute the ESCAPE instruction together. The 8087 only recognizes the numeric instructions shown in Table 5. The start of a numeric operation is accomplished when the CPU executes the ESCAPE instruction. The instruction may or may not identify a memory operand.

The CPU does, however, distinguish between ESC instructions that reference memory and those that do not. If the instruction refers to a memory operand, the CPU calculates

the operand's address using any one of its available addressing modes, and then performs a "dummy read" of the word at that location. (Any location within the 1M byte address space is allowed.) This is a normal read cycle except that the CPU ignores the data it receives. If the ESC instruction does not contain a memory reference (e.g., an 8087 stack operation), the CPU simply proceeds to the next instruction.

An 8087 instruction can have one of three memory reference options: (1) not reference memory; (2) load an operand from memory into the 8087; or (3) store an operand from the 8087 into memory. If no memory reference is required, the 8087 simply executes its instruction. If a memory reference is required, the CU uses a "dummy read" cycle initiated by the CPU to capture and save the address that the CPU places on the bus. If the instruction is a load, the CU additionally captures the data word when it becomes available on the local data bus. If data required is longer than one word, the CU immediately obtains the bus from the CPU using the request/ grant protocol and reads the rest of the information in consecutive bus cycles. In a store operation, the CU captures and saves the store address as in a load and ignores the data word that follows in the "dummy read" cycle. When the 8087 is ready to perform the store, the CU obtains the bus from the CPU and writes the operand starting at the specified address.

Numeric Execution Unit

The NEU executes all instructions that involve the register stack; these include arithmetic, logical, transcendental, constant and data transfer instructions. The data path in the NEU is 84 bits wide (68 fraction bits, 15 exponent bits and a sign bit) which allows internal operand transfers to be performed at very high speeds.

When the NEU begins executing an instruction, it activates the 8087 BUSY signal. This signal can be used in conjunction with the CPU WAIT instruction to resynchronize both processors when the NEU has completed its current instruction.

Register Set

The 8087 register set is shown in Figure 3. Each of the eight data registers in the 8087's register stack is 80 bits wide and is divided into "fields" corresponding to the NDP's temporary real data type.

At a given point in time, the TOP field in the control word identifies the current top-of-stack register. A "push" operation decrements TOP by 1 and loads a value into the new top register. A "pop" operation stores the value from the current top register and then increments TOP by 1. The 8087 register stack grows "down" toward lower-addressed registers.

Instructions may address the data registers either implicitly or explicitly. Many instructions operate on the register at the top of the stack. These instructions implicitly address the register pointed to by the TOP. Other instructions allow the programmer to explicitly specify the register which is to be used. Explicit register addressing is "top-relative."

Status Word

The status word shown in Figure 6 reflects the overall state of the 8087; it may be stored in memory and then inspected by CPU code. The status word is a 16-bit register divided into fields as shown in Figure 6. The busy bit (bit 15) indicates whether the NEU is either executing an instruction or has an interrupt request pending (B = 1), or is idle (B = 0). Several instructions which store and manipulate the status word are executed exclusively by the CU, and these do not set the busy bit themselves.

The four numeric condition code bits (C_0-C_3) are similar to the flags in a CPU: various instructions update these bits to reflect the outcome of NDP operations. The effect of these instructions on the condition code bits is summarized in Table 4

Bits 14-12 of the status word point to the 8087 register that is the current top-of-stack (TOP) as described above.

Bit 7 is the interrupt request bit. This bit is set if any unmasked exception bit is set and cleared otherwise.

Bits 5-0 are set to indicate that the NEU has detected an exception while executing an instruction.

Tag Word

The tag word marks the contents of each register as shown in Figure 7. The principal function of the tag word is to optimize the NDP's performance. The tag word can be used, however, to interpret the contents of 8087 registers.




TABLE 4. CONDITION CODE INTERPRETATION

Instruction	C ₃	C ₂	C ₁	Co	Interpretation
Compare, Test	0	х	X	0	A > B
	0	X	Х	1	A < B
	1 1	Ιx	X	0	A = B
	1	X	Х	1	A ? B (not comparable)
Remainder	U	0	U	Ü	Complete reduction
	U	1	Ü	U	Incomplete reduction
Examine	0	0	0	0	Valid, positive, unnormalized
	0	0	0	1	Invalid, positive, exponent = 0
	0	0	1	0	Valid, negative, unnormalized
	0	0	1	1	Invalid, negative, exponent = 0
	0	1	0	0	Valid, positive, normalized
	0	1	0	1 1	Infinity, positive
	0	1	1	0	Valid, negative, normalized
	0	1	1	1	Infinity, negative
	1	0	0	0	Zero, positive
	1	0	0	1	Empty
	1	0	1	0	Zero, negative
	1	0	1	1	Empty
	1	1	0	0	Invalid, positive, exponent = 0
	1 1	1	0	1	Empty
	1	1	1	0	Invalid, negative, exponent = 0
	_1	1	1	1	Empty

X = value is not affected by instruction.

U = value is undefined following instruction.



DF003280

TAG VALUES: 00 = VALID

01 = 7FRO

10 = SPECIAL

11 = EMPTY

Figure 7. 8087 Tag Word

INSTRUCTION POINTER (15-0) INSTRUCTION POINTER (19-16) INSTRUCTION OPCODE (10-0) DATA POINTER (15-0) DATA POINTER (19-16) ٥

DF003290

Instruction and Data Pointers

The instruction and data pointers (see Figure 8) are provided for user-written error handlers. Whenever the 8087 executes an NEU instruction, the CU saves the instruction address, the operand address (if present), and the instruction opcode, 8087 instructions can store this data into memory.

Control Word

The 8087 provides several processing options which are selected by loading a word from memory into the control word. Figure 9 shows the format and encoding of the fields in the control word.

The low order byte of this control word configures 8087 interrupts and exception masking. Bits 5-0 of the control word contain individual masks for each of the six exceptions that the 8087 recognizes, and bit 7 contains a general mask bit for all 8087 interrupts. The high order byte of the control word configures the 8087 operating mode including precision. rounding, and infinity controls. The precision control bits (bits 9 - 8) can be used to set the 8087 internal operating precision at less than the default of temporary real precision. This can be useful in providing compatibility with earlier generation arithmetic processors of smaller precision than the 8087. The rounding control bits (bits 11 - 10) provide for directed rounding and true chop as well as the unbiased round to the nearest mode specified in the proposed IEEE standard. Control over closure of the number space at infinity is also provided (either affine closure, $\pm \infty$, or projective closure, ∞ , is treated as unsigned, may be specified).

Figure 8. 8087 Instruction and Data Pointers

Exception Handling

The 8087 detects six different conditions that can occur during instruction execution. Any or all exceptions will cause an interrupt if unmasked and interrupts are enabled.


If interrupts are disabled, the 8087 will simply continue execution regardless of whether the host clears the exception. If a specific exception class is masked and that exception occurs, however, the 8087 will post the exception in the status register and perform an on-chip default exception handling procedure, thereby allowing processing to continue. The exceptions that the 8087 detects are the following:

1. INVALID OPERATION: Stock overflow, stack underflow, indeterminate form (0/0, ∞ - ∞ , etc.) or the use of a Non-Number (NAN) as an operand. An exponent value is reserved and any bit pattern with this value in the exponent field is termed a Non-Number and causes this exception. If this exception is masked, the 8087's default response is to generate a specific NAN called

INDEFINITE or to propagate already existing NANs as the calculation result.

- OVERFLOW: The result is too large in magnitude to fit the specified format. The 8087 will generate an encoding for infinity if this exception is masked.
- ZERO DIVISOR: The divisor is zero while the dividend is a non-infinite, non-zero number. Again, the 8087 will generate an encoding for infinity if this exception is masked.
- UNDERFLOW: The result is non-zero but too small in magnitude to fit in the specified format. If this excep-

- tion is masked, the 8087 will denormalize (shift right) the fraction until the exponent is in range. This process is called gradual underflow.
- DENORMALIZED OPERAND: At least one of the operands or the result is denormalized; it has the smallest exponent but a non-zero significand. Normal processing continues if this exception is masked off.
- INEXACT RESULT: If the true result is not exactly representable in the specified format, the result is rounded according to the rounding mode, and this flag is set. If this exception is masked, processing will simply continue.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Voltage on Any Pin
with Respect to Ground1.0 to +7.0V
Power Dissipation

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Part Number	TA	Vcc
8087		
8087-2	$T_A = 0$ °C to 70°C	5V ±5%

Operating ranges define those limits over which the functionality of the device is guaranteed.

DC CHARACTERISTICS (over Operating Ranges)


Parameters	Description	Test Conditions	Min	Max	Units
V _{IL}	Input Low Voltage		-0.5	+0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
VOL	Output Low Voltage	l _{OL} = 2.0μA		0.45	v
Voн	Output High Voltage	$I_{OH} = -400 \mu A$	2.4		V
loc	Power Supply Current	T _A = 25°C		475	mA
lu	Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}		±10	μΑ
ILO	Output Leakage Current	0.45V ≤ V _{OUT} ≤ V _{CC}		±10	μА
V _{CL}	Clock Input Low Voltage		-0.5	+ 0.6	v
V _{CH}	Clock Input High Voltage		3.9	V _{CC} + 1.0	٧
VIN	Capacitance of Inputs	fc = 1MHz		10	pF
CiO	Capacitance of I/O Buffer (AD ₀₋₁₅ , A ₁₆ -A ₁₉ , BHE, S ₂ -S ₀ , RQ/GT) and CLK	fc = 1MHz		15	pF
COUT	Capacitance of Outputs BUSY, INT	fc = 1 MHz		10	pF

SWITCHING TEST INPUT/OUTPUT WAVEFORM

SWITCHING TEST LOAD CIRCUIT



AC testing: inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0." The clock is driven at 4.3V and 0.25V timing measurements are made at 1.5V for both a logic "1" and "0."



C_L includes jig capacitance

SWITCHING CHARACTERISTICS TIMING REQUIREMENTS

			8087		8087-2		-	
Parameters	Description	Test Conditions	Min	Max	Min	Max	Units	
TCLCL	CLK Cycle Period		200	500	125	500	ns	
TCLCH	CLK Low Time		118		68		ns	
TCHCL	CLK High Time		69		44		ns	
TCH ₁ CH ₂	CLK Rise Time	From 1.0 to 3.5V		10		10	ns	
TCL ₂ CL ₁	CLK Fall Time	From 3.5 to 1.0V		10		10	ns	
TDVCL	Data In Set-up Time		30		20		ns	
TCLDX	Data In Hold Time		10		10		ns	
TRYHCH	READY Set-up Time		118		68		ns	
TCHRYX	READY Hold Time		30		20		ns	
TRYLCL	READY Inactive to CLK (See Note 3)		-8		-8		ns	
TGVCH	RQ/GT Set-up Time		30		15		ns	
TCHGX	RQ/GT Hold Time		40		30		ns	
TQVCL	QS ₀₋₁ Set-up Time		30		30		ns	
TCLQX	QS ₀₋₁ Hold Time		10		10		ns	
TSACH	Status Active Set-up Time		30		30		ns	
TSNCL	Status Inactive Set-up Time		30		30		ns	
TILIH	Input Rise Time (Except CLK)	From 0.8 to 2.0V		20		20	ns	
TIHIL	Input Fall Time (Except CLK)	From 2.0 to 0.8V		12		12	ns	

SWITCHING CHARACTERISTICS TIMING RESPONSES


			8087		808	87-2	
Parameters TCLML TCLMH TRYHSH TCHSV TCLSH TCLAV TCLAX TCLAZ TSVLH TCLLH TCHLL TCHDV TCHDX TCHDX	Description	Test Conditions	Min	Max	Min	Max	Units
TCLML	Command Active Delay (See Note 1)		10	35	10	35	ns
TCLMH	Command Inactive Delay (See Note 1)		10	35	10	35	ns
TRYHSH	Ready Active to Status Passive (See Note 2)			110		65	ns
TCHSV	Status Active Delay		10	110	10	60	ns
TCLSH	Status Inactive Delay		10	130	10	70	ns
TCLAV	Address Valid Delay		10	110	10	60	ns
TCLAX	Address Hold Time		10		10		ns
TCLAZ	Address Float Delay	:	TCLAX	80	TCLAX	50	ns
TSVLH	Status Valid to ALE High (See Note 1)	0 00 100 5 1		15		15	ns
TCLLH	CLK Low to ALE Valid (See Note 1) .	C _L = 20-100pF for all 8087 outputs (In addition		15	†	15	ns
TCHLL	ALE Inactive Delay (See Note 1)	to 8087 self-load)		15		15	ns
TCLDV	Data Valid Delay		10	110	10	60	ns
TCHDX	Data Hold Time		10		10		ns
TCVNV	Control Active Delay (See Note 1)		5	45	5	45	ns
TCVNX	Control Inactive Delay (See Note 1)		10	45	10	45	ns
TCHBV	BUSY and INT Valid Delay		10	150	10	85	ns
TCHDTL	Direction Control Active Delay (See Note 1)			50	1	50	ns
TCHDTH	Direction Control Inactive Delay (See Note 1)			30		30	ns
TCLGL	RQ/GT Active Delay	C _L = 40pF (in addition	0	85	0	50	ns
TCLGH	RQ/GT Inactive Delay	to 8087 self-load)	0	85	0	50	ns
TOLOH	Output Rise Time	From 0.8 to 2.0V		20		20	ns
TOHOL	Output Fall Time	From 2.0 to 0.8V		12		12	ns

Notes: 1. Signal at 8284A or 8288 shown for reference only.

- 2. Applies only to T₃ and wait states.
- 3. Applies only to T2 state (8ns into T3).

SWITCHING WAVEFORMS


MASTER MODE



WF006610


Notes: 1. All signals switch between VOL and VOH unless otherwise specified.


- RDY is sampled near the end of T₂, T₃ and T_W to determine if T_W machine states are to be inserted.
- 3. The local bus floats only if the 8087 is returning control to the 8086/8088.
- 4. ALE rises at later of (TSVLH, TCLLH).
- 5. Status inactive in state just prior to T₄.
- 6. Ready should remain active until So-2 become inactive.
- 7. Signals at 8284A or 8288 are shown for reference only.
- The issuance of 8288 command and control signals MRDC, MWTC, AMWC and DEN lags the active high 8288 CEN.
- 9. All timing measurements are made at 1.5V unless otherwise noted.



3-134

02037B Refer to page 7-1 for Essential Information on Military Devices





BUSY AND INTERRUPT

	_	
	ø	
	0	
į	ø	

					Clock Co	unt Range	
Data Transfer			Optional 8, 16 Bit Displacement	32 Bit Real	32 Bit integer	64 Bit Real	16 B integ
FLD = LOAD	MF	=		00	01	10	11
Integer/Real Memory to ST(0)	ESCAPE MF 1	MOD 0 0 0 1	R/M DISP	38-56 + EA	52-60 + EA	40-60 + EA	46-5 + E/
ong Integer Memory to ST(0)	ESCAPE 1 1 1	MOD 1 0 1 F	R/M DISP		8+ EA		
Femporary Real Memory to ST(0)	ESCAPE 0 1 1	MOD 1 0 1 F	P/M DISP	53-6	5+ EA		
BCD Memory to ST(0)	ESCAPE 1 1 1	MOD 1 0 0 F	R/M DISP	290-3	10+ EA		
ST(i) to ST(0)	ESCAPE 0 0 1	110005	T(i)	17	-22		
FST = STORE							
ST(0) to Integer/Real Memory	ESCAPE MF 1	MOD 0 1 0 F	R/M DISP	84-90 + EA	82-92 + EA	96-104 + EA	80-9 + E/
ST(0) to ST(i)	ESCAPE 1 0 1	1 1 0 1 0 S	T(i)		-22	, ,	7.0
FSTP = STORE AND POP							
ST(0) to Integer/Real Memory	ESCAPE MF 1	MOD 0 1 1 F	R/M DISP	86-92 + EA	84-94 + EA	98-106 + EA	82-9 + E/
ST(0) to Long Integer Memory	ESCAPE 1 1 1	MOD 1 1 1 F	R/M DISP	95-10			• =
ST(0) to Temporary Real Memory	ESCAPE 0 1 1	MOD 1 1 1 F	R/M DISP	52-58	S+ EA		
ST(0) to BCD Memory	ESCAPE 1 1 1	MOD 1 1 0 F	R/M DISP	520-54	0+ EA		
ST(0) to ST(i)	ESCAPE 1 0 1	1 1 0 1 1 S	Τ(i)	17-	-24		
XCH = Exchange ST(i) and ST(0)	ESCAPE 0 0 1	110015	Γ(i)	10-	15		
comparison							
COM = Compare							
nteger/Real Memory to ST(0)	ESCAPE MF 0	MOD 0 1 0 P	I/M DISP	60-70 + EA	78-91 + EA	65-75 + EA	72-8 + E
T(i) to ST(0)	ESCAPE 0 0 0	1 1 0 1 0 ST	Γ(i)	40-	50		
COMP = Compare and Pop nteger/Real Memory to ST(0)	ESCAPE ME O	1400 0 4 4		1			
	ESCAPE MF 0	MOD 0 1 1	R/M DISP	63-73 + EA	80-93 + EA	67-77 + EA	74-84 + EA
T(i) to ST(0)	ESCAPE 0 0 0	110115	ST(i)	45-	52		
COMPP = Compare ST(1) to ST(0) and Pop Twice	ESCAPE 1 1 0	110110	0 1	45-	55		
TST - Test ST(0)	ESCAPE 0 0 1	111001	0 0	38-	4 8		
XAM = Examine ST(0)	ESCAPE 0 0 1	111001	0 1	12-	23		
constants							
LDZ = LOAD + 0.0 into ST(0)	ESCAPE 0 0 1	111011		11-	17		
LD1 = LOAD + 1.0 into ST(0)	ESCAPE 0 0 1	111010	00	15-	21		
LDPI = LOAD # into ST(0)	ESCAPE 0 0 1	111010	1 1	16-	22		
LDL2T - LOAD log ₂ 10 into ST(0)	ESCAPE 0 0 1	111010	0 1	16-	22		
LDL2E - LOAD log ₂ e into ST(0)	ESCAPE 0 0 1	111010		15-	21		
LDLG2 - LOAD log ₁₀ 2 into ST(0)	ESCAPE 0 0 1	111011		18-	24		
LDLN2 - LOAD loge 2 into ST(0)	ESCAPE 0 0 1	111011	0 1	17-	23		
rithmetic ADD = Addition							
teger/Real Memory with ST(0)	ESCAPE MF 0	MOD 0 0 0	R/M DISP	90-120	108-143	95-125	102-13
T(i) and ST(0)	ESCADE 4 D 0			+ EA	+EA	+ EA	+ EA
	ESCAPE d P 0	110008	· · (i)	70-100 (I	Note 1)		

3-136

Refer to page 7-1 for Essential Information on Military Devices

rithmetic (Cont.)			Optional 8, 16 Bit Displacement	32 Bit Real	32 Bit Integer	64 Bit Real	16 Inte
SUB = Subtraction	MF	=		00	01	10	1
teger/Real Memory with ST(0)	ESCAPE MF 0	MOD 1 0 R	R/M DISP	90-120	108-143	95-125	102-
F(i) and ST(0)	ESCAPE d P 0	1110R	R/M	+ EA 70-100	+ EA (Note 1)	+ EA	+1
MUL = Multiplication							
teger/Real Memory with ST(0)	ESCAPE MF 0	MOD 0 0 1	R/M DISP	110-125 + EA	130-144 + EA	112-168 + EA	124 +
T(i) and ST(0)	ESCAPE d P 0	1 1 0 0 1	R/M		(Note 1)	TEA	Ţ
DIV = Division							
teger/Real Memory with ST(0)	ESCAPE MF 0	MOD 1 1 R	R/M DISP	215-225 + EA	230-243 + EA	220-230 + EA	224 + E
T(i) and ST(0)	ESCAPE d P 0	1111R	R/M		(Note 1)		
SQRT = Square Root of ST(0)	ESCAPE 0 0 1	111110	1 0	180	-186		
SCALE = Scale ST(0) by ST(1)	ESCAPE 0 0 1	111111	0 1	32	-38		
PREM = Partial Remainder of ST(0) ÷ ST(1)	ESCAPE 0 0 1	111110	0 0	15-	190		
RNDINT = Round ST(0) to Integer	ESCAPE 0 0 1	111111	0 0	16	-50		
TRACT = Extract Components of ST(0)	ESCAPE 0 0 1	111101	0 0	27	-55		
ABS = Absolute Value of ST(0)	ESCAPE 0 0 1	111000	0 1	10	-17		
CHS = Change Sign of ST(0)	ESCAPE 0 0 1	111000	0 0	10	-17		
ranscendental							
PTAN = Partial Tangent of ST(0)	ESCAPE 0 0 1	111100	1 0	30-	540		
PATAN = Partial Arctangent of ST(0) ÷ ST(1)	ESCAPE 0 0 1	111100	11	250	-800		
2XM1 = 2 ^{ST(0)} - 1	ESCAPE 0 0 1	111100	0 0	310	-630		
$\text{$\text{\primeL2X}$ = $ST(1) \cdot \text{$Log_2$ [$ST(0)]}$}$	ESCAPE 0 0 1	111100	0 1	900-	1100		
$1 - 2XP1 = ST(1) \cdot Log_2 [ST(0) + 1]$	ESCAPE 0 0 1	111110	0 1	700-	1000		
rocessor Control							
NIT = Initialized 8087	ESCAPE 0 1 1	111000	1 1	2	-8		
ENI = Enable Interrupts	ESCAPE 0 1 1	111000	00	2	-8		
DISI = Disable Interrupts	ESCAPE 0 1 1	111000	0 1	2	-8		
_DCW = Load Control Word	ESCAPE 0 0 1	MOD 1 0 1	R/M DISP	7-14	+ EA		
STCW = Store Control Word	ESCAPE 0 0 1	MOD 1 1 1	R/M DISP	12-18	3+EA		
STSW = Store Status Word	ESCAPE 1 0 1	MOD 1 1 1	R/M DISP	12-18	3+EA		
CLEX = Clear Exceptions	ESCAPE 0 1 1	111000	10	2	-8		
STENV = Store Environment	ESCAPE 0 0 1	MOD 1 1 0	R/M DISP	40-50)+ EA		
DENV = Load Environment	ESCAPE 0 0 1	MOD 1 0 0	R/M DISP	35-45	5+ EA		
SAVE = Save State	ESCAPE 1 0 1	MOD 1 1 0	R/M DISP	197-20	07+ EA		
RSTOR = Restore State	ESCAPE 1 0 1	MOD 1 0 0	R/M DISP	197-20	07+EA		
NCSTP = Increment Stack Pointer	ESCAPE 0 0 1	111101	1 1	6-	12		
DECSTP = Decrement Stack Pointer	ESCAPE 0 0 1	111101	1 0	6-	12		
FREE = Free ST(i)	ESCAPE 1 0 1	110005	ST(i)	9-	16		
NOP = No Operation	ESCAPE 0 0 1	110100	0 0		-16		
WAIT = CPU Wait for 8087	1001101	1		3	+ 5n*		

```
NOTES:
1. if mod = 00 then DISP = 0*, disp-low and disp-high are absent
  if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is absent
  if mod = 10 then DISP = disp-high; disp-low
  if mod = 11 then r/m is treated as an ST(i) field
2. if r/m = 000 then EA = (BX) + (SI) + DISP
  if r/m = 001 then EA = (BX) + (DI) + DISP
  if r/m = 010 then EA = (BP) + (SI) + DISP
  if r/m = 011 then EA = (BP) + (DI) + DISP
  if r/m = 100 then EA = (SI) + DISP
  if r/m = 101 then EA = (DI) + DISP
  if r/m = 110 then EA = (BP) + DISP
  if r/m = 111 then EA = (BX) + DISP
   *except if mode = 000 and r/m = 110 then EA = disp-high; disp-low.
3. MF = Memory Format
  00 - 32-bit Real
  01 --- 32-bit Integer
  10 --- 64-bit Real
  11 - 16-bit Integer
4. ST(0) = Current stack top
  ST(i) = i<sup>th</sup> register below stack top
5. d = Destination
      0 - Destination is ST(0)
      1 - Destination is ST(i)
6. P = Pop
      0 - No pop
      1 --- Pop ST(0)
7. R = Reverse: When d = 1 reverse the sense of R
      0 - Destination (op) Source
      1 — Source (op) Destination
8. For FSQRT: -0 \le ST(0) \le + \chi
  For FSCALE: -2^{15} \le ST(1) < +2^{15} and ST(1) integer
For F2XM1: 0 \le ST(0) \le 2^{-1}
                  0 < ST(0) < \chi
  For FYL2X:
                   -\chi < ST(1) < +\chi
  For FYL2XP1: 0 \le |ST(0)| < (2-\sqrt{2})/2
                  -\chi < ST(1) < \chi
  For FPTAN: 0 \le ST(0) \le \pi/4
  For FPATAN: 0 \le ST(0) < ST(1) < + \chi
```