


## MCM68364

#### 64K-BIT READ ONLY MEMORY

The MCM68364 is a mask-programmable byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, and is TTL compatible. The addresses are latched with the Chip Enable input - no external latches required.

The memory is compatible with the M6800 Microcomputer Family, providing read only storage in byte increments. The Chip Enable input deselects the output and puts the chip in a power-down mode.


- Single + 10% 5-Volt Power Supply
- Automatic Power Down
- Low Power Dissipation
  - 150 mW active (typical)
  - 35 mW standby (typical)
- High Output Drive Capability (2 TTL Loads)
- Three-State Data Output for OR-Ties
- TTL Compatible
- Maximum Access Time
  - 200 ns MCM68364-20
  - 250 ns MCM68364-25
  - 300 ns MCM68364-30
- Pin Compatible with 8K MCM68A308, 16K MCM68A316E, and 32K - MCM68A332 Mask-Programmable ROMs
- Pin Compatible with 24-pin 64K EPROM MCM68764




### MOS


(N-CHANNEL, SILICON-GATE)

8192 × 8-BIT **READ ONLY MEMORY** 





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit



## ABSOLUTE MAXIMUM RATINGS (See note)

Rating Supply Voltage	Symbol	Value	Unit
input Voltage	V <sub>CC</sub>	-0.5 to +7.0	Vdc
Operating Temperature Range	Vin	~0.5 to +7.0	Vdc
Storage Temperature Range	TA	0 to +70	°C
	Tstg	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could

# DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage (VCC must be applied at least 100 $\mu$ s before proper device operation is achieved, $\vec{E} = V_{ H}$ )	Vcc	4.5	5.0	5.5	V
Input High Voltage	ViH	2.0		VCC	
Input Low Voltage	VIL	-0.3		0.8	<del>- `</del>

## DC OPERATING CHARACTERISTICS

Min	T	т	,
	Тур	Max	Unit
-10		10	μA
2.4			V
	_	0.4	V
-10	_	10	μА
	25	40	mA
	7	10	mA
		7	<del>-</del> 7 10

<sup>\*</sup>Current is proportional to cycle rate.

# CAPACITANCE (f = 1.0 MHz, $T_A = 25$ °C, periodically sampled rather than 100% tested)

Characteristic			
Input Capacitance	Symbol	Max	Unit
Output Capacitance	Cin	8	ρF
	Cout	15	pF


# AC OPERATING CONDITIONS AND CHARACTERISTICS Read Cycle

### RECOMMENDED AC OPERATING CONDITIONS


 $(T_A = 0 \text{ to } 70^{\circ}\text{C}, V_{CC} = 5.0 \text{ V } \pm 10\%$ . All timing with  $t_f = t_f = 20 \text{ ns}$ , loads of Figure 1)

	Syr	nbol	мсм6	8364-20	MCM6	8364-25	мсм6	8364-30	
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unit
Chip Enable Low to Chip Enable Low of Next Cycle (Cycle Time)	†ELEL	tCYC	300	_	375	_	450	- "	пs
Chip Enable Low to Chip Enable High	<sup>t</sup> ELEH	tEW	200	_	250	_	300	_	ns
Chip Enable Low to Output Valid (Access)	t <sub>ELQV</sub>	t <sub>E</sub> A	_	200		250	-	300	ns
Chip Enable High to Output High Z (Off Time)	t <sub>EHQZ</sub>	t <sub>EHZ</sub>	10	60		60	-	75	пѕ
Chip Enable Low to Address Don't Care (Hold)	telax	<sup>t</sup> AH	60		60		75		ns
Address Valid to Chip Enable Low (Address Setup)	†AVEL	tAS	0	-	0		0	-	ns
Chip Enable Precharge Time	tehel.	tEP	100	_	125		150		ns

### TIMING DIAGRAM



### FIGURE 1 - AC TEST LOAD



	WAVEFORMS	S
Waveform Symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGI FROM H TO L
	CHANGE FROM L TO H	WILL CHANG
<b>XXXX</b>	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
$\rightarrow$		HIGH IMPEDANCE

ROM

### PRODUCT DESCRIPTION

This Motorola MOS Read Only Memory (ROM), the MCM68364, is a clocked or edge enabled device. It makes use of virtual ground ROM cells and clocked peripheral circuitry, allowing a better speed-power product.

The MCM68364 has a period during which the non-static periphery must undergo a precharge. Therefore, the cycle time is slightly longer than the access time. It is essential that the precharge requirements are met to ensure proper address latching and avoid invalid output data. Once the address hold time has been met, new address information can be supplied in preparation for the next cycle.

### **CUSTOM PROGRAMMING**

By the programming of a single photomask for the MCM68364, the customer may specify the contents of the memory.

Information for custom memory content may be sent to Motorola in one of two forms (shown in order of preference):

- EPROMs one 64K (MCM68764), two 32K, or four 16K (MCM2716 or TMS2716).
- Magnetic Tape 9 Track, 800 bpi, odd parity written in EBCDIC character code. Motorola's R.O.M.S. format.

### PRE-PROGRAMMED MCM68364P25-3

The -3 standard ROM pattern contains log (base 10) and antilog (base 10) lookup tables for the 64K ROM.

Locations 0000 through 3599 contain log base 10 values. The arguments for the log table range from 1.00 through 9.99 incrementing in steps of 1/100. Each log value is represented by an eight-digit decimal number with decimal point assumed to be to the left of the most significant digit.

Antilog (base 10) are stored in locations 4096 through 8095. The arguments range from .000 through .999 incrementing in steps of 1/1000. Each antilog value is represented by an eight-digit decimal number with decimal point assumed to be to the right of the most significant digit.

Locations 3600 through 4095 and 8096 through 8191 are zero filled.

All values are represented in absolute decimal format with eight digit precision. They are stored in BCD format with the two most significant digits in the lower byte and the remaining six digits in the three consecutive locations.

Example: log<sub>10</sub> (1.01) = .00432137 decimal

Address	Contents		
4	0000	0000	
5	0100	0011	
6	0010	0001	
7	0011	0111	

