Protected Dual SPST Analog Switch

ADG200

FEATURES


Latch-Proof DI CMOS

Overvoltage-Proof: V_{SUPPLY} ±25V Superior DG-200 Replacement Break-Before-Make Switching Action

 R_{ON} : 100 Ω max over Full Temperature Range

Direct TTL/CMOS Interface

ADG200 FUNCTIONAL BLOCK DIAGRAMS



TO-100 TOP VIEW

14-PIN DIP DUAL-IN-LINE PACKAGE TOP VIEW

GENERAL DESCRIPTION

The ADG200 is a dual single-pole-single-throw analog switch. In the ON condition, the switch conducts current in either direction, maintaining nearly constant ON resistance over the entire analog signal range. In the OFF condition, the switch blocks voltages of peak values equal to the switch V+ and V-supplies. Switch action is break-before-make: The digital inputs interface directly to TTL or CMOS logic over the full operating temperature range.

Fabricated using an advanced monolithic dielectrically-isolated CMOS process, the ADG200 is a superior plug-in replacement for the DG200. The ADG200 provides additional advantages (over the DG200) of: overvoltage protection to ±25V beyond the power supplies, total latch-free operation, much lower power dissipation (30mW max) and faster switching time.

ORDERING INFORMATION

Commercial 0 to +70°C	Industrial -25°C to +85°C	Military -55°C to +125°C Ceramic (D14B) ¹ TO-100			
Plastic (N14B)1	Ceramic (D14B) ¹ TO-100				
ADG200CJ	ADG200BP ADG200BA	ADG200AP ADG200AA ADG200AA/883			

Note: "/883" version is 100% screened to MIL-STD-883, class B as per note 3 on Specifications Table, next page.

¹See Section 20 for package outline information.

16

SPECIFICATIONS

		MAX LIMITS								TEST CONDITIONS		
CHARACTERISTIC ¹		TYP1 +25°C	I	AA, AP Suffix ³		BA, BP/CJ Suffix		uffix		Unless Noted V ₁ = +15V		
			-55°C2	+25°C	+125°C	5°C -25/0°C2	+25°C	+85/70°C2	UNITS	$V_2 = -15V$, GND = 0V		
SWITCH												
rds(on)	ON Resistance	60 40	70 70	70 70	100 100	80 80	80 80	100 100	Ω	$V_D = 10V$ $V_D = -10V$	$V_{IN} = 0.8V$ $I_S = +1mA$	
I _{S(OFF)}	Source OFF Leakage Current	0.2 -0.2	500 -500	2 -2	500 -500	500 -500	5 5	500 -500		$V_S = 10V, V_D = -10V$ $V_S = -10V, V_D = 10V$		
l _{D(OFF)}	Drain OFF Leakage Current	0.3 -0.3	500 -500	2 -2	500 -500	500 -500	5 -3	500 -500	nА	$V_{\rm IN} = 2.4V$		
I _{D(ON)} ⁵	Channel ON Leakage Current	0.1 -0.1	500 -500	2 -2	500 -500	500 -500	2 -2	500 -500		$V_D = V_S = 10V$ $V_D = V_S = -10V$	V _{IN} = 0.8V	
INPUT I _{INH}	Input Current Input Voltage High		-10 10	-1 1	-10 10	-10 10	-1 1	-10 10	μΑ	$V_{IN} = 2.4V$ $V_{IN} = 15V$	-	
I _{IN(PEAK)} 6	Peak Input Current Required for Transition			NOT	APPLICA	BLE ⁶						
I _{INL}	Input Current Input Voltage Low		-10	-1	-10	-10 -10 -1 -10			μΑ	V _{IN} = 0V		
DYNAMIC TON TOFF	Turn-ON Time ⁷ Turn-OFF Time ⁷	300 120		1000 ²			1000 ²		ns	$V_{1N} = 3.5V \text{ to } 0V$ $V_{1N} = 0V \text{ to } 3.5V$	$R_L = 1k\Omega$, $C_L = 35pB$ $V_S = \pm 5V$	
C _{S(OFF)}	Source OFF Capacitance	11							pF	$V_S = 0V$, $V_{IN} = 5V$		
C _{D(OFF)}	Drain OFF Capacitance	11							pF	V _D = 0V, V _{IN} = 5V	f = 140kHz	
C _{D(ON)} + C _{S(ON)}	Channel ON Capacitance	28			***				pF	$V_D = V_S = 0V$ $V_{BN} = 0V$		
OFF Isolation ^B		64							dB	$V_{1N} = 5V, R_L = 1k\Omega, V_{S} = 7V_{rms}, f = 500kH$		
SUPPLY												
I ₁ Positive Supply Current		0.02	2	1	2	2	1	2	mA.	Both Channels ON; V _{IN} = 0V		
l ₂	Negative Supply Current	-0.02	-2	-1	-2	-2	-1	-2	m A	Both Chamicis Oiv; V	ų - 0 v	
1,	Positive Supply Current	0.1	2	1	2	2	ı	2	mA	Both Channels OFF; V _{IN} = 5V		
l ₂	Negative Supply Current	-0.02	-2	-1	-2	-2	~1	-2	mA			

Specifications subject to change without notice.

CAUTION: -

ESD (Electro-Static-Discharge) sensitive device. The digital control inputs are zener protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.



ABSOLUTE MAXIMUM RATINGS

V _{IN} (Digital Input) to Ground0.3V, V ₁
V_S or V_D to V_1 (1 second surge) +25V, -40V
(continuous)
V_S or V_D to V_2
(1 second surge)25V, +40V
(continuous)
V ₁ to Ground0.3V, +17V
V_2 to Ground+0.3V, -17V
Current, Any Terminal Except S or D 30mA
Current, S or D
Current, S or D Pulsed
(1ms, 10% duty cycle max)

Operating remperature
AA, AP Suffix55°C to +125°C
BA, BP Suffix
CJ Suffix 0° C to +70 $^{\circ}$ C
Storage Temperature
CJ Suffix65°C to +125°C
All Others
Power Dissipation (Package)*
Metal Can** 450mW
14 Pin Ceramic DIP*** 825mW
14 Pin Plastic DIP****

- Devices with all leads welded or soldered to printed circuit board Derate 6mW/°C above +75°C
- Derate 11mW/°C above +75°C
- **** Derate 6.5mW/°C above +25°C

Operating Temperature

VOL. I, 16-30 CMOS SWITCHES & MULTIPLEXERS

NOTES.

17 ypical values for information only, not guaranteed or production tested.

2 Guaranteed, not subject to 100% production test.

3 ADG200AP is available 100% screened to MIL-STD-883, method 5004, para, 3.1.1 through 3.1.12 for a class 8 device. Final electrical tests are: TDS(ON), [S(OFF), DDOFF), IMPL, 1]NL, 1] and 12 at +23°C and +125°C (AA/883 version).

^{*}Functional operation is possible for supply voltages less than ±15V, but the input logic switching threshold will shift:

*Jig(ON) is leakage from driver gate into ON such is less than 1 nanoamp.

*Digral inputs are MOS gates. Typical leakage (±25°C) is less than 1 nanoamp. This is in contrast to other designs which require typically 150µA to switch.

*This is in contrast to other designs which every experience the switch entire the property of the special special

CIRCUIT DESCRIPTION




Figure 1. Schematic Diagram (1 of 2 channels)

CMOS devices make excellent analog switches; however, problems with overvoltage and latch-up phenomenon necessitate protection circuitry. However, these protection circuits either cause degradation of important switch parameters such as R_{ON} or leakage, or provide only limited protection in the event of overvoltage.

The ADG200 switch utilizes a dielectrically-isolated CMOS fabrication process to eliminate the four-layer structure found in junction-isolated CMOS, thus providing latch-free operation.

A typical switch channel is shown in Figure 1. The output switching element consists of device numbers 17 and 20. Operation is as follows: for an "ON" switch, the gate of device 20 is \dot{V}_1 and the gate of device 17 is V_2 from the driver circuits. Device numbers 14, 15, and 16 are "OFF" and numbers 18 and 19 are "ON". Hence, the back-gates of the P- and N-channel output devices (numbers 17 and 20) are tied together and floating. Floating the output switch back-gates with the signal input provides a flatter R_{ON} versus V_S response.

For an "OFF" switch, device numbers 18 and 19 are "OFF", and the back-gates of devices 17 and 20 are tied through $1k\Omega$ resistors R_3 and R_4 to the respective supply voltages through the "ON" devices 14, 15, and 16.




Figure 2. ADG200 Output Switch Diode Equivalent Circuit

If a voltage is applied to the S or D terminals which exceeds V_1 or V_2 , the S- or D-to-back-gate diode is forward biased; however, R_3 and R_4 provide current limiting action (Fig. 2).

Consequently, without external current limiting resistance (or increased R_{ON}), the ADG200 series switches provide:

- 1. Latch-proof operation.
- Overvoltage protection 25V beyond the V₁ or V₂ supply voltage.

An equivalent circuit of the output switch element in Figure 2 shows that, indeed, the $1k\Omega$ limiting resistors are in series with the back-gates of the P- and N-channel output devices — not in series with the signal path between the S & D terminals.

In some applications it is possible to turn on a parasitic NPN (drain to back-gate to source of the N-channel) transistor which causes device destruction under certain conditions. This case will only manifest itself when a negative overvoltage (and not a positive overvoltage) exists with another voltage source on the other side of the switch. Current limitation through external resistors (200Ω) or the output of op amps will prevent damage to the device.




Figure 3. Switching Time vs. Temperature




Figure 4. Input Logic Threshold vs. Power Supply Voltage

VOL. I, 16-32 CMOS SWITCHES & MULTIPLEXERS