

# LM139/339 Voltage Comparators

#### **FEATURES**

- · Wide single supply voltage range or dual supplies
- Very low supply current drain (0.8 mA) independent of supply voltage (2 mW/comparator at + 5 V)
- · Low input biasing current

25 nA

 Low input offset current and offset voltage ±5 nA ±3 mV

- Input common-mode voltage range includes gnd
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage


250 mV at 4 mA

 Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems

#### **GENERAL DESCRIPTION**

The LM139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mV max for all four comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic —where the low power drain of the LM339 is a distinct advantage over standard comparators.



### LM139/339

## **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage,  $V^+$ 36 V or  $\pm\,18$  V Differential Input Voltage Input Voltage 36 V Power Dissipation (Note 1) -0.3 V to +36 V 570 mW Molded DIP 900 mW Cavity DIP Flat Pack 800 mW Output Short-Circuit to GND, (Note 2) Continuous Input Current ( $V_{IN} < -0.3 \text{ V}$ ). (Note 3) 50 mA Operating Temperature Range 0°C to +70°C LM339 -55°C to +125°C LM139. 65°C to +150°C Storage Temperature Range 300°C Lead Temperature (Soldering, 10 seconds)

# INTERSIL

#### NOTE:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent device failure. These are stress ratings only and functional operation of the devices at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may cause device failures.

#### **ELECTRICAL CHARACTERISTICS** (V<sup>+</sup> = 5 V, Note 4)

PARAMETER	CONDITIONS	LM139			LIMITO
		MIN.	TYP.	MAX.	UNITS
Input Offset Voltage	T <sub>A</sub> = 25°C, (Note 9)		±2.0	±5.0	mV
Input Bias Current	I <sub>IN(+)</sub> or I <sub>IN(-)</sub> with Output in Linear Range, T <sub>A</sub> = 25°C, (Note 5)		25	100	пА
Input Offset Current	$I_{IN(+)} - I_{IN(-)}, T_A = 25^{\circ}C$		±3.0	± 25	nA
Input Common-Mode Voltage Range	$T_A = 25^{\circ}C$ , (Note 6)	0		V+-1.5	V
Supply Current	$R_L = \infty$ on all Comparators, $T_A = 25^{\circ}C$ $R_L = \infty$ , $V^+ = 30V$ , $T_A = 25^{\circ}C$		8.0	(2.0)	mA mA
Voltage Gain	$R_L \ge 15 \text{ k } \Omega$ , $V^+ = 15V$ (To Support Large $V_O$ Swing), $T_A = 25^{\circ}\text{C}$		200		V/mV
Large Signal Response Time	$\begin{array}{l} \mbox{V}_{\mbox{\tiny IN}} = \mbox{TTL Logic Swing, V}_{\mbox{\tiny REF}} = \\ \mbox{1.4V, V}_{\mbox{\tiny RL}} = \mbox{5V, R}_{\mbox{\tiny L}} = \mbox{5.1 k}\Omega, \\ \mbox{T}_{\mbox{\tiny A}} = \mbox{25}^{\circ}\mbox{C} \end{array}$		300		ns
Response Time	$V_{RL} = 5.V, R_L = 5.1 k \Omega,$ $T_A = 25^{\circ}C, (Note 7)$		1.3		μS
Output Sink Current	$V_{IN(-)} \ge 1V, V_{IN(+)} = 0,$ $V_{O} \le 1.5 V, T_{A} = 25^{\circ}C$	6.0	16		mA
Saturation Voltage	$V_{IN(-)} \ge 1V, V_{IN(+)} = 0,$ $I_{SINK} \le 4 \text{ mA}, T_A = 25^{\circ}\text{C}$		250	500	mV
Output Leakage Current	$V_{IN(+)} \ge 1V, V_{IN(-)} = 0,$ $V_{O} = 5 V, T_{A} = 25^{\circ}C$		0.1		nA .
Input Offset Voltage	(Note 9)			9.0	mV
Input Offset Current	$I_{IN(+)} = I_{IN(-)}$			±100	nA
Input Bias Current	l <sub>IN(+)</sub> or l <sub>IN(~)</sub> with Output in Linear Range			300	nA
Input Common-Mode Voltage Range		0		V+-2.0	٧
Saturation Voltage	$V_{IN(-)} \ge 1V$ , $V_{IN(+)} = 0$ , $I_{SINK} \le 4$ mA			700	mV
Output Leakage Current	$V_{IN(-)} \ge 1V, V_{IN(-)} = 0,$ $V_{O} = 30 V$	,		1.0	μΑ
Differential Input Voltage	Keep all $V_{IN}$ 's $\geqslant 0$ V (or $V^-$ , if used), (Note 8)			36	V

5

# 5


### ELECTRICAL CHARACTERISTICS (CON'T) (V+ = 5 V


PARAMETER	CONDITIONS		LM339		
		MIN.	TYP.	MAX.	UNITS
Input Offset Voltage	T <sub>A</sub> = 25°C, (Note 9)		±2.0	±5.0	m۷
Input Bias Current	$I_{IN(+)}$ or $I_{IN(-)}$ with Output in Linear Range, $T_A = 25^{\circ}C$ , (Note 5)		25	250	пА
Input Offset Current	$I_{IN(+)} - I_{IN(-)}, T_A = 25^{\circ}C$		±5.0	±50	пА
Input Common-Mode Voltage Range	T <sub>A</sub> = 25°C, (Note 6)	0		V+-1.5	٧
Supply Current	$R_L = \infty$ on all Comparators, $T_A = 25^{\circ}C$ $R_L = \infty$ , $V^+ = 30V$ , $T_A = 25^{\circ}C$		0.8	2.0	mA mA
Voltage Gain	$R_L \geqslant 15 \text{ k } \Omega, V^+ = 15V \text{ (To}$ Support Large $V_O$ Swing), $T_A = 25^{\circ}\text{C}$		200		V/mV
Large Signal Response Time	$ \begin{array}{l} V_{\text{IN}} = \text{TTL Logic Swing, V}_{\text{REF}} = \\ 1.4V, \ V_{\text{RL}} = 5V, \ R_{\text{L}} = 5.1 \ \text{k} \ \Omega, \\ T_{\text{A}} = 25^{\circ}\text{C} \end{array} $		300		ns
Response Time	$V_{RL} = 5 \text{ V}, R_L = 5.1 \text{ k } \Omega,$ $T_A = 25^{\circ}\text{C}, \text{ (Note 7)}$		1.3		μs
Output Sink Current	$V_{IN(-)} \ge 1V$ , $V_{IN(+)} = 0$ , $V_0 \le 1.5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$	6.0	16		mA
Saturation Voltage	$V_{IN(-)} \ge 1V$ , $V_{IN(+)} = 0$ , $I_{SINK} \le 4$ mA, $T_A = 25^{\circ}C$		250	500	mV
Output Leakage Current	$V_{IN(+)} \ge 1V, V_{IN(-)} = 0,$ $V_{O} = 5 V, T_{A} = 25^{\circ}C$		0.1		nA
Input Offset Voltage	(Note 9)			9.0	mV
Input Offset Current	$I_{IN(+)} - I_{IN(-)}$			±150	nΑ
Input Bias Current	l <sub>IN(+)</sub> or l <sub>IN(-)</sub> with Output in Linear Range			400	nA
Input Common-Mode Voltage Range		0		V+2.0	v
Saturation Voltage	$V_{IN(-1} \ge 1V, V_{INI+1} = 0,$ $I_{SINK} \le 4 \text{ mA}$			700	mV
Output Leakage Current	$V_{IN(+)} \ge 1V$ , $V_{IN(-)} = 0$ , $V_{O} = 30 \text{ V}$			1.0	μΑ
Differential Input Voltage	Keep all $V_{iN}$ 's $\geq 0$ V (or $V^-$ , if used), (Note 8)			36	٧


#### Note

- 1. For operating at high temperatures, the LM339 must be derated based on a 125°C maximum junction temperature and a thermal resistance of 175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The LM139 must be derated based on a 150°C maximum junction temperature. The low bias dissipation and the "ON-OFF" characteristic of the outputs keeps the chip dissipation very small (P<sub>0</sub> ≤ 100 mW), provided the output transistors are allowed to saturate.
- Short circuits from the output to V<sup>+</sup> can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA independent of the magnitude of V<sup>+</sup>.
- 3. This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V⁺ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will reestablish when the input voltage, which was negative, again returns to a value greater than −0.3V.
  4. These specifications apply for V⁺ = 5V and −55°C ≤ T<sub>A</sub> ≤ +125°C, for the LM139. The LM339 temperature specifications are limited to
- These specifications apply for V<sup>+</sup> = 5V and −55°C ≤ T<sub>A</sub> ≤ +125°C, for the LM139. The LM339 temperature specifications are limited to 0°C ≤ T<sub>A</sub> ≤ +70°C.
- 5. The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
- The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of
  the common-mode voltage range is V+ 1.5V, but either or both inputs can go to +30V without damage.
- The response time specified is for a 100 mV input step with 5 mV overdrive signals 300 ns can be obtained, see typical performance characteristics section.
- Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3V (or 0.3V below the magnitude of the negative power supply, if used).
- 9. At output switch point,  $V_0 = 1.4V$ ,  $R_s = 00$  with V<sup>+</sup> from 5V; and over the full input common-mode range (0V to V<sup>+</sup> -1.5V).
- For input signals that exceed V<sup>+</sup>, only the overdriven comparator is affected. With a 5V supply V<sub>IN</sub> should be limited to 25V max, and a limiting resistor should be used on all inputs that might exceed the positive supply.













## 


## **TYPICAL PERFORMANCE CHARACTERISTICS LM2901**











5-44

#### **APPLICATION HINTS**

The LM139/339 are high gain, wide bandwidth devices which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray input-output coupling. Reducing the input resistors to < 10 k  $\Omega$  reduces the feedback signal levels and finally, adding even a small amount (1 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.


All pins of any unused comparators should be grounded.


The bias network of the LM139 series establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 2 V to 30 V.


It is usually unnecessary to use a bypass capacitor across the power supply line. The differential input voltage may be larger than  $V^+$  without damaging the device. Protection should be provided to prevent the input voltages from going negative more than -0.3~V (at 25°C). An input clamp diode can be used as shown in the applications section.

The output of the LM139 series is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied together to provide an output OR'ing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V+ terminal of the LM139A package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of V+) and the  $\beta$  of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately 60  $\Omega$  r<sub>sat</sub> of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp essentially to ground level for small load currents.

#### TYPICAL APPLICATIONS (V+ =15 V)









**BASIC COMPARATOR** 

**DRIVING CMOS** 

DRIVING TTL






AND GATE


OR GATE


# TYPICAL APPLICATIONS (CON'T) $(V^+ = 15 V)$



## INTERSIL

## TYPICAL APPLICATIONS ( $V^+ = 5.0 \text{ V}$ )





TWO-DECADE HIGH-FREQUENCY VCO 5-47

