

Quad, Current-Output Serial-Input, 16-Bit DAC

Preliminary Technical Data

AD5544

FEATURES
16-bit Resolution
2mA Full Scale Current ± 20%, with V_{REF}=10V
2µs Settling Time
V_{SS} BIAS for reduced Zero Scale Error @Temp
Midscale (MSB) or Zero Scale Reset
4 Separate 4Q Multiplying Reference-inputs
SPI Compatible 3-Wire Interface
Double Buffered Registers Enable
Simultaneous All Channel Change
Internal Power ON Reset
Compact SSOP-28 Package

APPLICATIONS
Automatic Test Equipment
Instrumentation
Digitally Controlled Calibration

GENERAL DESCRIPTION

The AD5544 quad, 16-bit, a current-output, digital-to-analog-converter is designed to operate from a single +5 volt supply.

The applied external reference input voltage VREF determines the full-scale output-current. On board feedback resistors (R_{FB}) provide temperature-tracking full-scale voltage outputs when combined with an external I to V precision amplifier.

A doubled-buffered serial-data interface offers high-speed, three-wire, SPI and micro controller compatible inputs using serial-data-in (SDI), clock (CLK), and a chip-select ($\overline{\textbf{CS}}$). In addition a serial-data-out pin (SDO) allows for daisy chaining when multiple packages are used. A common level-sensitive load-DAC strobe ($\overline{\textbf{LDAC}}$) input allows simultaneous update of all DAC outputs from previously loaded Input Registers. Additionally, an internal power ON reset forces the output voltage to zero at system turn ON. An MSB pin allows system reset assertion ($\overline{\textbf{RS}}$) to force all registers to zero code when MSB=0, or to half-scale code when MSB=1.


The AD5544 is packaged in the compact SSOP-28.

ORDERING GUIDE

	INL	DNL	TEMP	Package	Package
MODEL	(LSB)	(LSB)	RANGE	Description	Option
AD5544JRS	± 4		0 / +70°C		RS-28
AD5544ARS	±4	±1.5	-40 / +85°C	SSOP-28	RS-28
AD5544ARS	±4		-40 / +85°C	SSOP-28	110 20

The AD5544 contains 4196 transistors. The die size measures 122 mil X 204 mil.

FUNCTIONAL DIAGRAM






Figure 1. INL Vs Code Plot

Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 ©Analog Devices, Inc., 1998

 $\hline \textbf{ELECTRICAL CHARACTERISTICS} \text{ at V}_{DD} = 5V \pm 10\%, \ V_{SS} = 0V, \ I_{OUT}X = Virtual \ GND, \ A_{GND}X = 0V, \ V_{REF}A, B, C, D = 10V, \ T_A = Full \ Operating \ T_A = Full \$ temperature Range, unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	5V±10%	UNITS
STATIC PERFORMANCE ¹				
Resolution	N	$1 \text{ LSB} = V_{REF}/2^{16} = 153 \mu V \text{ when } V_{REF} = 10 V$	16	Bits
Relative Accuracy	INL		±4	LSB max
Differential Nonlinearity	DNL		±1.5	LSB max
Output Leakage Current	$I_{OUT}X$	Data = $0000_{\rm H}$, $T_{\rm A} = 25^{\circ}{\rm C}$	10	nA max
Output Leakage Current	$I_{OUT}X$	$Data = 0000_{H}, T_{A} = T_{A} MAX$	50	nA max
Full-Scale Gain Error	$G_{ m FSE}$	$T_A = 25$ °C, Data = FFFF _H	±2/±10	mV typ/max
Full-Scale Gain Error	G_{FSE}	T_{A-MAX} , Data = FFFF _H , Vss = -300mV	±10	mV max
Full-Scale Gain Error	G_{FSE}	$T_A = T_{A-MIN}$, Data = $FFFF_H$	±50	mV max
Full-Scale Tempco ²	TCV_{FS}		1	ppm/°C typ
REFERENCE INPUT				
V _{REF} X Range	$V_{REF}X$		-15/+15	V min/max
Input Resistance	$R_{REF}X$		5	k ohm typ ⁴
Input Resistance Match	$R_{REF}X$	Channel-to-Channel	1	% typ ⁴
Input Capacitance ²	$C_{REF}X$		5	pF typ
ANALOG OUTPUT	T T7	D. Herry		
Output Current	I _{OUT} X	Data = FFFF _H	2	mA typ
Output Capacitance ²	C _{OUT} X	Code Dependent	200	pF typ
LOGIC INPUTS & OUTPUT			0.0	37
Logic Input Low Voltage	$ m V_{IL}$		0.8	V max V min
Logic Input High Voltage	$ m V_{IH}$		2.4	
Input Leakage Current	I_{IL}		10	μA max
Input Capacitance ²	C_{IL}		10	pF max
Logic Output Low Voltage	V_{OL}	I _{OL} =1.6mA	0.4	V max
Logic Output High Voltage	V _{OH}	Іон≄100нА	4	V min
INTERFACE TIMING 2,3				
Clock Width High	t_{CH}		30	ns min
Clock Width Low	t_{CL}		30	ns min
CS to Clock Set Up	t_{CSS}		0	ns min
Clock to CS Hold	t_{CSH}		25	ns min
Clock to SDO Prop Delay	t_{PD}		2/20	ns min/max
Load DAC Pulse Width	t_{LDAC}		20	ns min
Data Setup	t_{DS}		10	ns min
Data Hold	$t_{ m DH}$		15	ns min
Load Setup	t_{LDS}		20	ns min
Load Hold	t _{LDH}		20	ns min
SUPPLY CHARACTERIST			, , , , ,	
Power Supply Range	V _{DD RANGE}		4.5/5.5	V min/max
Positive Supply Current	I_{DD}	Logic Inputs = $0V$	100	μA max
Negative Supply Current	I_{SS}	Logic Inputs = 0V	0.001/1	μΑ typ/max
Power Dissipation	P_{DISS}	Logic Inputs = $0V$	0.3	mW max
Power Supply Sensitivity	PSS	$\Delta V_{\mathrm{DD}} = \pm 5\%$	0.006	%/% max

REV. PrE, Nov '99 - 2 -

All static performance tests (except I_{OUT}) are performed in a closed loop system using an external precision OP177 I-to-V converter amplifier. The AD5544 R_{FB} terminal is tied to the amplifier output. Typical values represent average readings measured at 25°C

These parameters are guaranteed by design and not subject to production testing. All input control signals are specified with $t_R = t_F = 2.5 \text{ns} (10\% \text{ to } 90\% \text{ of } +3\text{V})$ and timed from a voltage level of 1.5V.

All AC Characteristic tests are performed in a closed loop system using an OP42 I-to-V converter amplifier.

ELECTRICAL CHARACTERISTICS at V_{DD} = 5V±10%, V_{SS} = -300mV, I_{OUT}X = Virtual GND, A_{GND}X=0V, V_{REF}A,B,C,D = 10V,

T_A = Full Operating Temperature Range, unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	5V±10%	UNITS
AC CHARACTERISTICS				
Output Voltage Settling Time	t_S	To $\pm 0.1\%$ of Full Scale, Data = $0000_{\rm H}$ to FFFF _H to $0000_{\rm H}$	2	μs typ
Reference Multiplying BW	BW-3dB	$V_{REF}X=100$ m V rms, Data = FFFF _H , $C_{FB}=15$ pF	2	MHz
DAC Glitch Impulse	Q	$V_{REF}X = 0V$, Data 0000_{H} to 8000_{H} to 0000_{H}	45	nV-s typ
Feed Through Error	$V_{OUT}X/V_{REF}X$	Data = 0000_{H} , $V_{REF}X = 100 \text{mVrms}$, $f = 10 \text{KHz}$	-68	dB
Crosstalk Error	$V_{OUT}A/V_{REF}B$	Data = 0000_H , $V_{REF}B = 100 \text{mVrms}$, adjacent channel	-70	dB
Digital Feed Through	Q	$CS = 1$, and $f_{CLK} = 1MHz$	5	nV-s typ
Total Harmonic Distortion	THD	$V_{REF} = 5V_{P-P}$, Data = FFFF _H , f=1KHz	-73	dB typ
Output Spot Noise Voltage	e_{N}	f = 1kHz, $BW = 1Hz$		nV/ rt Hz

NOTES:

- All static performance tests (except I_{OUT}) are performed in a closed loop system using an external precision OP177 I-to-V converter amplifier. The AD5544 R_{FB} terminal is tied to the amplifier output. Typical values represent average readings measured at 25°C
- These parameters are guaranteed by design and not subject to production testing. All input control signals are specified with $t_R = t_F = 2.5 \text{ns} (10\% \text{ to } 90\% \text{ of } +3\text{V})$ and timed from a voltage level of 1.5V.
- All AC Characteristic tests are performed in a closed loop system using an OP42 I-to-V converter amplifier.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND—0.3V, +8V
V _{SS} to GND0.3V, -7V
V _{REF} to GND18V, 18V
Logic Inputs & Output to GND0.3V, +8V
$V(I_{OUT})$ to GND0.3V, $V_{DD} + 0.3V$
$A_{GND}X$ to DGND
Input Current to Any Pin except Supplies±50mA
Package Power Dissipation (T _I MAX – T _A)/ THETA _{JA}
Thermal Resistance THETA _{JA}
28-lead Shrink Surface Mount (RS-28)100°C/W
28-lead Shrink Surface Mount (RS-28)
1 - 500v.c
Maximum Junction Temperature (T _J MAX),150°C
Maximum Junction Temperature (T _J MAX),
Maximum Junction Temperature (T _J MAX),
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$

Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATION

 				_	
		Г			
А	_{GND} A	1	28		A _{GND} D
	I _{OUT} A	2	27		l _{out} D
١	/ _{REP} A	3	26		V _{REF} D
	R _{FB} A	4	25		R _{FB} D
	MSB	5	24	.]	DGND
	RS	6	23		V _{ss}
	\mathbf{V}_{DD}	7	22		A _{GND} F
	cs	8	21]	LDAC
	CLK	9	20		SDO
	SDI	10	19		NC
	R _{FB} B	11	18		R _{FB} C
٧	/ _{REF} B	12	17		V _{REF} C
	I _{OUT} B	13	16		I _{оит} С
A	_{GND} B	14	15		A _{GND} C

AD5544




Figure 2. Timing Diagram

Table 1	. Control	-Logic '	Truth	Table
I able 1	· Comuo	-IJUEIC	11441	Laure

CS				MSB	Serial Shift Register Function	Input Register Function	DAC Pagistar
103	CLK	LDAC	пЭ	MOD	Serial Shift Register Function	input Kegister Function	DAC Register
H	X	Н	Η	\mathbf{X}	No Effect	Latched	Latched
L	L	H	Η	\mathbf{X}	No Effect	Latched	Latched
L	^+	Н	Н	X	Shift-Register-Data advanced one bit	Latched	Latched
L	Η	Н	Η	X	No Effect	Latched	Latched
↑+	L	H	Η	X	No Effect	Selected DAC Updated	Latched
						with current SR contents	
Н	X	L	Η	X	No Effect	Latched	Transparent
Н	X	Н	Η	X	No Effect	Latched	Latched
Н	X	↑+	Η	X	No Effect	Latched	Latched
Н	X	Н	L	0	No Effect	Latched Data = 0000_{H}	Latched Data = $0000_{\rm H}$
Н	X	H	L	H	No Effect	Latched Data = 8000_H	Latched Data = 8000 _H

Notes:

- 1. SR = Shift Register
- 2. ↑+ positive logic transition; X Don't Care
- 3. At power ON both the Input Register and the DAC Register are loaded with all zeros.
- 4. Data appears at the SDO pin 19 clock pulses after input at the SDI pin.

Table 2. AD5544 Serial Input Register Data Format, Data is loaded in the MSB-First Format.

		MSE	}																LSB
١	Bit Position	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B 6	B5	B4	B 3	B2	B1	B0
	Data Word	A1	A0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

Note: Only the last 18 bits of data clocked into the serial register (Address + Data) are inspected when the CS line s positive edge returns to logic high. At this point an internally generated load strobe transfers the serial register data contents (bits D15-D0) to the decoded DAC-Input-Register address determined by bits A1 and A0. Any extra bits clocked into the AD5544 shift register are ignored, only the last 18 bits clocked in are used. If double buffered data is not needed, the LDAC pin can be tied logic low to disable the DAC Registers.

Table 3. Address Decode:

<u>A1</u>	<u>A0</u>	DAC Decoded
0	0	DAC A
0	1	DAC B
1	0	DAC C
1	1	DAC D

PIN DESCRIPTION

PIN#	<u>Name</u>	<u>Function</u>	13	$I_{OUT}B$	DAC B current output.
1	$A_{GND}A$	DAC A analog ground.	14	$A_{GND}B$	DAC B analog ground.
2	$I_{OUT}A$	DAC A current output.	15	$A_{GND}C$	DAC C analog ground.
3	$V_{REF}A$	DAC A Reference voltage input terminal.	16	$I_{OUT}C$	DAC C current output.
		Establishes DAC A Full-Scale output voltage.	17	$V_{REF}C$	DAC C Reference voltage input terminal.
		Pin can be tied to V_{DD} pin.			Establishes DAC C Full-Scale output voltage.
4	$R_{FB}A$	DAC A voltage output connection to external			Pin can be tied to V _{DD} pin.
		amplifier.	18	$R_{FB}C$	DAC C voltage output connection to external
5	MSB	MSB bit set pin during a reset pulse (RS) or at			amplifier.
		system power ON if tied to ground or V _{DD} .	19	NC	No Connect. Leave pin unconnected.
6	RS	Reset pin, active low input. Input registers	20	SDO	Serial Data Output, input data loads directly
		and DAC registers are set to all zeros or half-			into the shift register. Data appears at SDO,
		scale code (8000 _H) determined by the voltage			19 clock pulses after input at the SDI pin.
		on the MSB pin. Register Data = 0000_{H} when	21	LDAC	Load DAC Register strobe, level sensitive
		$MSB = 0$, Register Data = 8000_H when MSB			active low. Transfers all Input Register data to
		= 1.			DAC registers. Asynchronous active low
7	V_{DD}	Positive power supply input. Specified range			input. See Control Logic Truth Table for
		of operation $+5V\pm10\%$.		138	operation.
8	CS	Chip Select, active low input. Disables shift	22	$A_{GND}F$	High current analog force ground.
		register loading when high. Transfers Serial	23	V_{SS}	Negative Bias power supply input. Specified
		Register Data to the Input Register when			range of operation -0.3 to -5.5V.
		CS/LD returns High. Does not effect LDAC	24	DGND	Digital Ground Pin.
		operation.	25	$R_{FB}D$	DAC D voltage output connection to external
9	CLK	Clock input, positive edge clocks data into	d 18.44.30		amplifier.
		shift register.	26	$V_{REF}D$	DAC D Reference voltage input terminal.
10	SDI	Serial Data Input, input data loads directly		- 5 35 1	Establishes DAC D Full-Scale output voltage.
		into the shift register.			Pin can be tied to V _{DD} pin.
11	$R_{FB}B$	DAC B voltage output connection to external	27	$I_{OUT}D$	DAC D current output.
		amplifier.	28	$A_{GND}D$	DAC D analog ground.
12	$V_{REF}B$	DAC B Reference voltage input terminal.			
		Establishes DAC B Full-Scale output voltage.			
		1, 2000 - 1,00			

CIRCUIT OPERATION

The AD5544 contains four, 16-bit, current-output, digital-to-analog converters. Each DAC has its own independent multiplying reference input. The AD5544 uses a 3-wire SPI compatible serial data interface, with a configurable asynchronous $\overline{\textbf{RS}}$ pin for half-scale (MSB=1) or zero-scale (MSB=0) preset. In addition, a $\overline{\textbf{LDAC}}$ strobe enables four channel simultaneous updates for hardware synchronized output voltage changes.

Pin can be tied to V_{DD} pin.

D/A Converter Section


Each part contains four current-steering R-2R ladder DACs. Figure 3 shows a typical equivalent DAC. Each DAC contains a matching feedback resistor for use with an external I to V converter amplifier. The $R_{FB}X$ pin is connected to the output of the external amplifier. The $I_{OUT}X$ terminal is connected to the inverting input of the external amplifier. The $A_{GND}X$ pin should be Kelvin connected to the load point in the circuit requiring the full 16-bit accuracy. These DACs are designed to operate with both negative or positive reference voltages. The V_{DD} power pin is only used by the logic to drive the DAC switches ON and OFF. Note that a matching switch is used in series with the internal 5K-ohm feedback resistor. If users are attempting to measure the value of R_{FB} , power must be applied to V_{DD} in order to achieve continuity. An additional V_{SS} bias pin is used to guard the substrate during high temperature

applications to minimize zero scale leakage currents that double every 10°C. The V_{REF} input voltage and the digital data (D) loaded into the corresponding DAC register according to equation [1] determine the DAC output voltage:

$$V_{OUT} = -V_{REF} * D / 65,536$$

Equation 1

Note that the output full-scale polarity is opposite to the V_{REF} polarity for DC reference voltages.



DIGITAL INTERFACE CONNECTIONS OMITTED FOR CLARITY SWITCHES S1 & S2 ARE CLOSED, $V_{\rm DD}$ MUST BE POWERED

Figure 3. Typical Equivalent DAC Channel

These DACs are also designed to accommodate AC reference input signals. The AD5544 will accommodate input reference voltages in the range of -12 to +12 volts. The reference voltage

AD5544

Preliminary Technical Data

inputs exhibit a constant nominal input-resistance value of 5K ohms, ±30%. The DAC outputs I_{OUT}A,B,C,D are codedependent producing various output resistances and capacitances. External amplifier choice should take into account the variation in impedance generated by the AD5544 on the amplifiers inverting input node. The feedback resistance in parallel with the DAC ladder resistance dominates output voltage noise. For multiplying mode applications an external feedback compensation capacitor CFB may be needed to provide a critically damped output response for step changes in reference input voltages. Figure M shows the gain Vs frequency performance at various attenuation settings using an 15pF external feedback capacitor connected across the IOUTX and R_{FB}X terminals. In order to maintain good analog performance, power supply bypassing of 0.01uF in parallel with 1uF is recommended. Under these conditions clean power supply voltages (low ripple, avoid switching supplies) appropriate for the application should be used. It is best to derive the AD5544's +5V supply from the systems analog supply voltages. (Don't use the digital 5V supply). See figure 4.




Figure M. Reference Multiplying Bandwidth Vs Code




Figure 4. Recommended Kelvin Sensed hookup

REV. PrE, Nov '99 - 6 -




Figure 5. System Level Digital Interfacing

SERIAL DATA INTERFACE

The AD5544 uses a 3-wire (CS, SDI, CLK) SPI compatible serial data interface. New serial data is clocked into the serial input register in a 18-bit data-word format. MSB bits are loaded first. Table 2 defines the 18 data-word bits. Data is placed on the SDI pin, and clocked into the register on the positive clock edge of CLK subject to the data setup and data hold time requirements specified in the INTERFACE TIMING SPECIFICATIONS. Data can only be clocked in while the CS chip select pin is active low. Only the last 18-bits clocked into the serial register will be interrogated when the CS pin returns to the logic high state, extra data bits are ignored. Since most micro controllers' output serial data in 8-bit bytes, three right justified data bytes can be written to the AD5544. Keeping the CS line low between the first, second, and third byte transfer will result in a successful serial register update.

Once the data is properly aligned in the shift register the positive edge of the $\overline{\textbf{CS}}$ initiates either the transfer of new data to the target DAC register determined by the decoding of address bits A1 & A0. Table 1, 2, 3 and Figure 2 defines the remaining characteristics of the software serial interface.

Figures 5 & 6 show the equivalent logic interface for the key digital control pins.

Two additional pins $\overline{\textbf{RS}}$ and MSB provide hardware control over the preset function and DAC Register loading. If these functions are not needed, the $\overline{\textbf{RS}}$ pin can be tied to logic high. The asynchronous input $\overline{\textbf{RS}}$ pin forces all input and DAC registers to either the zero-code state (MSB=0), or the half-scale state (MSB=1).




Figure 6. Equivalent Logic Interface

POWER ON RESET

When the V_{DD} power supply is turned ON an internal reset strobe forces all the Input and DAC registers to the zero-code

state, or half-scale depending on the MSB pin voltage. The V_{DD} power supply should have a monotonically increasing ramp in order to have consistent results, especially in the region of V_{DD} = 1.5V to 2.3V. The V_{SS} supply has no effect on the power ON reset performance. The DAC register data will stay at zero, or half-scale setting until a valid serial register software load takes place.

ESD Protection Circuits

All logic-input pins contain back-biased ESD protection Zeners connected to ground (DGND) and V_{DD} as shown in figure 7.




Figure 7. Equivalent ESD Protection Circuits

PC LAYOUT

Recommended PCB layout is shown in figure N. Amplifiers suitable for I to V conversion include:

- High Accuracy: OP97, OP297
- Speed & Accuracy: OP42
- +/- 5V Applications: OP162/OP262/OP462, OP184/OP284/OP484

APPLICATIONS

The AD5544 is inherently a 2-Quadrant multiplying D/A converter. That is, it can be easily set up for Unipolar output


AD5544

operation. The full-scale output polarity is the inverse of the reference-input voltage.

In some applications it may be necessary to generate the full 4-Quadrant multiplying capability or a bipolar output swing. This is easily accomplished using an additional external amplifier (A2) configured as a summing amplifier, see figure 8. In this circuit the second amplifier (A2) provides a gain of 2 which increases the output span magnitude to 20 volts. Biasing the external amplifier with a 10V offset from the reference voltage results in a full 4-quadrant multiplying circuit. The transfer equation of this circuit shows that both negative and positive output voltages are created as the input data (D) is incremented from code zero (V_{OUT} = -10V) to midscale (V_{OUT} = 0V) to full-scale (V_{OUT} = +10V).

$$V_{OUT} = (D / 32768 - 1) * V_{REF}$$

Equation 2




DIGITAL INTERFACE CONNECTIONS OMITTED FOR CLARITY

Figure 8. Four-Quadrant Multiplying Application Circuit

Mechanical Outline Dimensions

Dimensions shown in inches and (mm).



REV. PrE, Nov '99 - 8 -