

Nonvolatile Memory Digital Potentiometers

Preliminary Technical Data

AD5231/AD5232/AD5233

FEATURES

Nonvolatile Memory Permanently Stores Wiper Settings AD5231 Single, 1024 Position Resolution AD5232 Dual, 256 Position Resolution AD5233 Quad, 64 Position Resolution 10K, 50K, 100K Ohm Terminal Resistance Linear or Log taper Settings Increment/Decrement Commands, Push Button Command SPI Compatible Serial Data Input with Readback Function +3 to +5V Single Supply or ±2.5V Dual Supply Operation User EEMEM nonvolatile memory to store constants

APPLICATIONS

Mechanical Potentiometer Replacement
Instrumentation: Gain, Offset Adjustment
Programmable Voltage to Current Conversion
Programmable Filters, Delays, Time Constants
Line Impedance Matching
Power Supply Adjustment
DIP Switch Setting

GENERAL DESCRIPTION

The AD5231/AD5232/AD5233 family provides a single-/dual-/quad-channel, digitally controlled variable resistor (VR) with resolutions of 1024/256/64 positions respectively. These devices perform the same electronic adjustment function as a potentiometer or variable resistor. The AD523X's versatile programming via a Micro Controller allows multiple modes of operation and adjustment.

In the direct program mode a predetermined setting of the RDAC register can be loaded directly from the micro controller. Another key mode of operation allows the RDAC register to be refreshed with the setting previously stored in the EEMEM register. When changes are made to the RDAC register to establish a new wiper position, the value of the setting can be saved into the EEMEM by executing an EEMEM save operation. Once the settings are saved in the EEMEM register these values will always be transferred automatically to the RDAC register to set the wiper position at system power ON. Such operation is enabled by the internal preset strobe and the preset can also be accessed externally.


Another mode of adjustment is the increment and decrement from the present setting of the Wiper position setting (RDAC) register. An internal scratch pad RDAC register can be moved UP or DOWN, one step of the nominal terminal resistance between terminals A-and-B. This linearly changes the wiper to B terminal resistance (R_{WB}) by one position segment of the device's end-to-end resistance (R_{AB}). For non-linear changes in wiper setting a left/right shift command adjusts levels in +/-6dB steps which can be useful for sound and light alarm applications.

The AD523X are available in the thin TSSOP package. All parts are guaranteed to operate over the extended industrial temperature range of -40°C to +85°C.

REV PrC 21 DEC 99

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAMS



One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax:617/326-8703 © Analog Devices, Inc., 1999

AD5231/AD5232/AD5233 - SPECIFICATIONS

ELECTRICAL CHARACTERISTICS 10K , 50K, 100K OHM VERSIONS (V_{DD} = +3V±10% or +5V±10%

and V_{SS} =0V, V_A = + V_{DD} , V_B = 0V, -40 Parameter	°C < T _A < +85 Symbol	Conditions	Min	Typ ¹	Max	Units
DC CHARACTERISTICS RHEOSTAT MOD	DE Specification	ns apply to all VRs	1		1	
Resistor Differential NL ²	R-DNL	R _{WB} , V _A =NC	-1	±1/4	+1	LSB
Resistor Nonlinearity ²	R-INL	R _{WB} , V _A =NC	-1	±1/2	+1	%FS
Nominal resistor tolerance	ΔR	T _A = 25°C, V _{AB} = V _{DD} , Wiper (V _W) = No connect	-30	-"-	30	%
Resistance Temperature Coefficent	R _{AB} /∆T	V _{AB} = V _{DD} , Wiper (V _W) = No Connect	-50	500	30	ppm/°C
Wiper Resistance	R _W	I _W = 1 V/R, V _{DD} = +5V		50	100	Ω
Wiper Resistance	R _W	I _W = 1 V/R, V _{DD} = +3V	Ī	200		Ω
DC CHARACTERISTICS POTENTIOMETE	R DIVIDER MOI	DE Specifications apply to all VRs	İ		İ	Ī
Resolution	N	AD5231/AD5232/AD5233	10/8/6			Bits
Integral Nonlinearity ³	INL		1	±1/2	+1	%FS
Differential Nonlinearity ³	DNL		1	±1/4	+1	LSB
Voltage Divider Temperature Coefficent	Δ٧ _W /ΔΤ	Code = Half-scale	İ	15		ppm/°C
Full-Scale Error	V _{WFSE}	Code = Full-scale	1	-0.3	+0	%F\$
Zero-Scale Error	V _{WZSE}	Code = Zero-scale	0	+0.3	+1	%FS
RESISTOR TERMINALS				!		
Voltage Range⁴	V _{A,B,W}		Vss		V _{DD}	ν
Capacitance ⁵ Ax, Bx	CAB	f = 1 MHz, measured to GND, Code = Half-scale		45	55	pF
Capacitance ⁵ Wx	Cw	f = 1 MHz, measured to GND, Code = Half-scale		60		pF
Common-mode Leakage Current ⁶	l _{CM}	$V_A = V_B = V_{bb}/2$		0.01	1	μA
DIGITAL INPUTS & OUTPUTS						
Input Logic High	Vill	with respect to GND	0.3•Vpp			v
Input Logic Low	Ve	with respect to GND			0.7•Vpp	v
Output Logic High	V _{IL} V _{OH}	R _{PUL} := 2.2KΩ to +5V	4.9			v
Output Logic High	V _{OH}	I _{OH} = 40μA, V _{LOGIC} = +5V	4			٧
Output Logic Low	V _{OL}	I _{OL} = 1.6mA, V _{LOGIC} = +5V			0.4	V
Input Current	լ _{իւ}	$V_{IN} = 0V \text{ or } V_{DD}$			±1	μA
Input Capacitance ⁵	C _{IL}			5		pF
POWER SUPPLIES						
Single-Supply Power Range	V _{DD}	V _{SS} = 0V	2.7		5.5	V
Dual-Supply Power Range	V _{DD} /V _{SS}	V _{SS} = 0V	±2.2		±2.7	V
Positive Supply Current	I _{DD}	V _{IH} = V _{DD} or V _{IL} = GND		2	20	μA
Programming Mode Current	I _{DD(PG)}	V _{IH} = V _{DD} or V _{IL} = GND		15		mA
Read Mode Current	DD(READ)	V _{IH} = V _{DD} or V _{IL} = GND		650		μΑ
Negative Supply Current	Iss	$V_{IH} = V_{DD}$ or $V_{IL} = GND$, $V_{DD} = 2.5V$, $V_{SS} = -2.5V$			10	μΑ
Power Dissipation ⁷	P _{DISS}	V _{IH} = V _{DO} or V _{IL} = GND			0.05	mW
Power Supply Sensitivity	PSS	$\Delta V_{DD} = +5V \pm 10\%$	1	0.002	0.01	%/%
DYNAMIC CHARACTERISTICS ^{5, 8}						
Bandwidth 3dB	BW_10K	R = 10KΩ		600		KHz
Total Harmonic Distortion	THD _W	V _A =1Vrms, V _B = 0V, f=1KHz		0.003	ł	%
V _W Settling Time	ts	V _A = VDD, V _B =0V, 50% of final value]	1	
-		For Rab = 10K/50K/100K	1	1/3/6		μs
Resistor Noise Voltage	e _{N_WB}	$R_{WB} = 5K\Omega$, $f = 1KHz$	1	9		nV√Hz
Crosstalk	Ст	V _A = V _{D0} , V _B = 0V, Measue V _W with adjacent			1	
	1	VR making full scale change		-65		dB

REV PrC

AD5231/AD5232/AD5233 - SPECIFICATIONS

ELECTRICAL CHARACTERISTICS 10K, 50K, 100K OHM VERSIONS (VDD = +3V±10% to +5V±10% and

 $V_{SS}=0V$, $V_A = +V_{DD}$, $V_B = 0V$, -40°C < $T_A < +85$ °C unless otherwise noted.) Parameter **Symbol Conditions** Typ¹ Max Units INTERFACE TIMING CHARACTERISTICS applies to all parts(Notes 5, 9) Clock Cycle Time 20 ns Input Clock Pulse Width Clock level high or low t2, t3 10 ns **CS** Setup Time t₄ 10 ns Data Setup Time t 5 From Positive CLK transition 5 ns **Data Hold Time** t_6 From Positive CLK transition 5 ns **CLK Shutdown Time** 0 t₇ ns CS Rise to Clock Rise Setup t₈ 10 ns **CS** High Pulse Width 10 tg ns CLK to SDO Propagation Delay¹⁰ $R_L = 1K\Omega$, $C_L < 20pF$ t 10 1 25 ns Store to Nonvolatile EEMEM Save Time11 Applies to Command 2H t 12 25 ms CS to SDO - SPI line acquire t₁₃ ns CS to SDO - SPI line release t14 ns RDY Rise to CS Fall t₁₅ ns Startup Time t₁₆ ms **CLK Setup Time** For 1 CLK period (4 - 13 = 1 CLK period) t17 ns Preset Pulse Width (Asynchronous) **L**PR 50 ns

NOTES:


- Typicals represent average readings at +25°C and V_{00} = +5 $V_{\rm e}$. Resistor position nonlinearity error R-INL is the deviation from an ideal value measured be een the maximum resistance and the minimum resistance wiper positions. R-DNL measures the
- relative step change from ideal between successive tap positions. Parts are guaranteed monotonic: Iw = V_{DO}/R for both V_{DO}=+3V or V_{DO}=+5V.

 INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V_A = V_{DO} and V_B = 0V.

 DNL specification limits of ±1LSB maximum are Guaranteed Monotonic operating conditions.
- Resistor terminals A,B,W have no limitations on polarity with respect to each other.
- Guaranteed by design and not subject to production te
- Common mode leakage current is a measure of the DC leakage from any terminals A,B,W to a common mode bias level of V_{DD} / 2.
- Poss is calculated from (loo x Voo=+5V).
- All dynamic characteristics use V_{DO} = +5V.
- See timing diagram for location of measured values. All input control voltages are specified with tete=2.5ns(10% to 90% of 3V) and timed from a voltage level of 1.5V. Switching characteristics are measured using both V_{DD} = +3V or +5V
- Propagation delay depends on value of Voo, Reut Lee, and Ct see applications text.

 Low only for instruction commands 8, 9,10, 2, 3: CMD_8 ~ 1ms; CMD_9,10 ~0.1ms; CMD_2,3 ~20ms

Timing Diagram



SDO1 CLK IDLES LOW SDO2 CLK IDLES HIGH Figure 1. Timing Diagram

REV PrC 21 DEC 99 Information contained in this Preliminary data sheet describes a product in the early definition stage. There is no guarantee that the information

contained here will become a final product in its present form. For latest information contact Walt Heinzer/Analog Devices, Santa Clara, CA. TEL(408)562-7254; FAX (408)727-1550; walt.heinzer@analog.com

Absolute Maximum Rating ($T_A = +25^{\circ}C$, unless

otherwise noted)
V _{DD} to GND0.3, +7V
V _{SS} to GND0V, -7V
V_{DD} to V_{SS} +7V
V_A , V_B , V_W to GND V_{SS} , V_{DD}
$A_X - B_X$, $A_X - W_X$, $B_X - W_X$ ±20mA
O _x to GND
Digital Inputs & Output Voltage to GND0V, +7V
Operating Temperature Range40°C to +85°C
Maximum Junction Temperature (T _J MAX)+150°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10 sec)+300°C
Package Power Dissipation(T_{JMAX} - T_{A}) / θ_{JA}
Thermal Resistance θ_{JA}
TSSOP-16150°C/W
TSSOP-24128°C/W


I ackage I owel	Dissipati	011	1 JWW	Y- TAJ / OJA
Thermal Resista	ance θ_{JA}			
TSSOP-	16		••••••	150°C/W
TSSOP-	24	• • • • • • • • • • • • • • • • • • • •	••••••	128°C/W
Ordering Gu	iide			
	#CHs/	Temp	Package 🦠	Package
Model	k Ohm	Range	Description	
AD5231BRU10	X1/10	-40/+85°€	TSSOP-16	RU-16
AD5231BRU50	X1/50	-40/+85°C	TSSOP-16	RU-16
AD5231BRU100	X1/100	-40/+85°€	TSSOP+16	RU-16
AD5232BRU10	X2/10	-40/+85°C	TSSOP-16	RU-16
AD5232BRU50	X2/50	-40/+85°C	TSSOP-16	RU-16
AD5232BRU100	X2/100	-40/+85°C	TSSOP-16	RU-16
AD5233BRU10	X4/10	-40/+85°C	TSSOP-24	RU-24
AD5233BRU50	X4/50	-40/+85°C	TSSOP-24	RU-24
AD5233BRU100	X4/100	-40/+85°C	TSSOP-24	RU-24
				<u></u>

The AD5231/AD5232/AD5233 contains x,xxx transistors.

Die size: x' mil x y' mil, z' sq. mil

REV PrC 21 DEC 99 Information contained in this Preliminary data sheet describes a product in the early definition stage. There is no guarantee that the information

contained here will become a final product in its present form. For latest information contact Walt Heinzer/Analog Devices, Santa Clara, CA. TEL(408)562-7254; FAX (408)727-1550; walt.heinzer@analog.com



AD5231 PIN FUNCTION DESCRIPTION AD5232 PIN FUNCTION DESCRIPTION Name Description <u>Name</u> Description 1 01 Non-Volatile Digital Output #1, ADDR(O1) = CLK Serial Input Register clock pin. Shifts in one 1H, data bit position D0 bit at a time on positive clock edges. Serial Input Register clock pin. Shifts in one 2 CLK Serial Input Register clock p.... bit at a time on positive clock CLK edges. SDI Serial Data Input Pin. Shifts in one bit at a time on positive clock CLK edges. SDO 3 SDI Serial Data Input Pin. Serial Data Output Pin. Open Drain Output Serial Data Output Pin, Open Drain Output 4 SDO requires external pull-up resistor. Commands requires external pull-up resistor. Commands 9 & 10 activate the SDO output. See 9 & 10 activate the SDO output. See Instruction operation Truth Table. Instruction operation Truth Table. **GND** Ground pin, logic ground reference 5 **GND** Ground pin, logic ground reference V_{SS} Negative Supply. Connect to zero volts for Negative Supply. Connect to zero volts for single supply applications. 6 V_{SS} single supply applications. 6 A1 A terminal of RDAC1. 7 T1 Used as digital input during factory test mode. 7 W1 Wiper terminal of RDAC1. Leave pin floating or connect to VDD or VSS. $ADDR(RDAC1) = 0_H$ 8 **B**1 B terminal of RDAC1. 8 Bl B terminal of RDAC1. 9 W1 Wiper terminal of RDAC1. 9 **B2** B terminal of RDAC2. $ADDR(RDAC1) = 0_H$ 10 W2 Wiper terminal of RDAC2, 10 A1 A terminal of RDAC1. $ADDR(RDAC3) = 1_H.$ Positive Power Supply Pin. Should be ≥ the 11 V_{DD} A2 11 A terminal of RDAC2. input-logic HIGH voltage. 12 Positive Power Supply Pin. Should be ≥ the V_{DD} WP 12 Write Protect Pin. Prevents any changes to the input-logic HIGH voltage. present EEMEM contents when active low. WP 13 Write Protect Pin. Prevents any changes to the \overline{PR} 13 Hardware over ride preset pin. Refreshes the present EEMEM contents when active low. scratch pad register with current contents of 14 PR Hardware over ride preset pin. Refreshes the the EEMEM register. Factory default loads scratch pad register with current contents of midscale 200H. the EEMEM register. Factory default loads 14 CS Serial Register chip select active low. When midscale 80_H. CS returns to logic high, the internal circuitry CS 15 Serial Register chip select active low. When decodes the instruction word placed into the CS returns to logic high, the internal circuitry serial register. decodes the instruction word placed into the 15 **RDY** Ready. Active-high open drain output. serial register. Identifies completion of commands 2, 3, 8, 9, **RDY** 16 Ready. Active-high open drain output. Identifies completion of commands 2, 3, 8, 9, 02 16 Non-Volatile Digital Output #2, ADDR(O2) = 10. 1H, data bit position D1.

REV PrC 5 21 DEC 99

Nonvolatile Memory Digital Potentiometers AD5231/AD5232/AD5233 AD5233 PIN CONFIGURATION

		1	
01 1		24	02
CLK 2		23	RDY
SDI 3		22	cs
SDO 4		21	PR
GND 5	ĺ	20	WP
V ₅₅ 6		19	VDD
A1 7		18	A4
W1 8		17	W4
B1 9		16	B4
A2 10		15	A3
W2 11	j	14	W3
B2 12	ŀ	13	Вз
	1		

AD5233 PIN FUNCTION DESCRIPTION

#	Name	<u>Description</u>
1	O1	Non-Volatile Digital Output #1, ADDR(O1) = 4H, data bit position D0.
2	CLK	Serial Input Register clock pin. Shifts in one bit at a time on positive clock CLK edges.
3	SDI	Serial Data Input Pin.
4	SDO	Serial Data Output Pin. Open Drain Output requires external pull-up resistor. Commands 9 & 10 activate the SDO output. See Instruction operation Truth Table.
5	GND	Ground pin, logic ground reference
6	V_{SS}	Negative Supply. Connect to zero volts for single supply applications.
7	A1	A terminal of RDACI2
8	W1	Wiper terminal of RDAC1, ADDR(RDAC1) = 0_{H} .
9	В1	B terminal of RDAC1.
10	A2	A terminal of RDAC2.
11	W2	Wiper terminal of RDAC2, ADDR(RDAC2) = 1_{H} .
12	B2	B terminal of RDAC2.
13	B3	B terminal of RDAC3.
14	W3	Wiper terminal of RDAC3, ADDR(RDAC3) = 2_{H} .
15	A3	A terminal of RDAC3.
16	B4	B terminal of RDAC4.
17	W4	Wiper terminal of RDAC4, ADDR(RDAC4) = 3_H .
18	A4	A terminal of RDAC4.
19	V_{DD}	Positive Power Supply Pin. Should be ≥ the input-logic HIGH voltage.
20	WP	Write Protect Pin. Prevents any changes to the present EEMEM contents when active low.
21	PR	Hardware over ride preset pin. Refreshes the scratch pad register with current contents of the EEMEM register. Factory default loads midscale 20 _H .
22	CS	Serial Register chip select active low. When $\overline{\text{CS}}$ returns to logic high, the internal circuitry decodes the instruction word placed into the serial register.
23	RDY	Ready. Active-high open drain output. Identifies completion of commands 2, 3, 8, 9, 10.
24	O2	Non-Volatile Digital Output #2, ADDR(O2) = 4 _H , data bit position D1.

REV PrC

21 DEC 99

OPERATIONAL OVERVIEW

The AD5231/32/33 digital potentiometer family is designed to operate as a true variable resistor replacement device for analog signals that remain within the terminal voltage range of $V_{SS} < V_{TERM} < V_{DD}$. The basic voltage range is limited to a $|V_{DD} - V_{SS}| < 5.5 V$.

Control of the digital potentiometer allows both scratch pad register (RDAC register) changes to be made, as well as, 100,000 times of nonvolatile electrically erasable memory (EEMEM) register operations. The EEMEM update process takes approximately 20.2ms, during this time the shift register is locked preventing any changes from taking place. The RDY pin flags the completion of this EEMEM save. The EEMEM retention is designed to last 10 years without refresh. The scratch pad register can be changed incrementally by using the software controlled Increment/Decrement instruction or the Shift Left/Right instruction command. Once an Increment, Decrement or Shift command has been loaded into the shift register subsequent CS strobes will repeat this command. This is useful for push button control applications. Alternately the scratch pad register can be programmed with any position value using the standard SPI serial interface mode by loading the representative data word. The scratch pad register can be loaded with the current contents of the nonvolatile EEMEM register under program control. At system power ON, the default value of the scratch pad memory is the value previously saved in the EEMEM register. The factory EEMEM preset value is midscale.

A serial data output pin is available for daisy chaining and for readout of the internal register contents. The serial input data register uses a 16 or 24-bit instruction/address/data WORD. The write-protect (WP) pin provides a hardware EEMEM protection feature disabling any changes of the present EEMEM contents.

SERIAL DATA INTERFACE

The AD523X family contains a four-wire SPI compatible digital interface (SDI, SDO, \overline{CS} , and CLK). Key features of this interface include:

- Independently Programmable Read & Write to all registers
- Direct parallel refresh of all RDAC wiper registers from corresponding EEMEM registers

- Increment & Decrement instructions for each RDAC wiper register
- Left & right Bit Shift of all RDAC wiper registers to achieve 6dB level changes
- Permanent storage of the present scratch pad RDAC register values into the corresponding EEMEM register
- Extra bytes of user addressable electrical-erasable memory

The serial interface contains three different word formats to support the single AD5231, dual AD5232, and the quad AD5233 digital potentiometer devices. The AD5232 and AD5233 use a 16-bit serial data word loaded MSB first, while the AD5231 uses a 24-bit serial word loaded MSB first. The format of the SPI compatible word is shown in Table 1 and 2. The Command Bits (Cx) control the operation of the digital potentiometer according to the command instructions shown in Table 3, 4, and 5. The Address Bits (Ax) determine which register is activated. The Data Bits (Dx) are the values that are loaded into the decoded register. The last instruction executed prior to a period of no programming activity should be the NOP instruction. This will place the internal logic circuitry in a minimum power dissipation state.




Figure 2. Equivalent Digital Input-Output Logic

The equivalent serial data input and output logic is shown in figure 2. The open drain output SDO is disabled whenever chip select \overline{CS} is logic high. The SPI interface can be used in two slave modes CPHA=1, CPOL=1 and CPHA=0, CPOL=0. CPHA and CPOL refer to the control bits, which dictate SPI timing in the following microprocessors/MicroConverters: ADuC812/824, M68HC11, and MC68HC16R1/916R1.

	MSB															LSB
AD5232	C3	C2	C1	CO	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
AD5233	C3	C2	C1	CO	A3	A2	A1	A0	Х	X	D5	D4	D3	D2	D1	D0

Table 2. AD5231 24-bit Serial Data Word

	М						'																	
	S						,		ŀ									ŀ		ĺ				Ī
	В																							В
AD5231	C3	C2	C1	C0	A3	A2	A1	A0	X	X	Х	Х	Χ	Х	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO
																				-				,

Command bits are identified as Cx, address bits are Ax, and data bits are Dx. Command instruction codes are defined in tables 3, 4, & 5.

REV PrC 7 21 DEC 99

Table 3. AD5231 Instruction/Operation Truth Table

Inst	1 .		tion	Ву	rte 1					ata E	-					yte		Operation				
No.	B1:	_	. C1	••• ^^	7.2	7.2	••• 1 ת	B8	1	15 •				B7		• E	30 20					
0	0	0	0	0	X	X	X	X		•••		_	Х	X		• X		NOP: Do nothing				
1	0	0	0	1	<<	ADI	DR	>>	х	•••	×		X	х	••	• X		Write contents of EEMEM(ADDR) to RDAC(ADDR) Register				
2	0	0	1	0	<<	ADI	DR	>>	Х	•••	Х		Х	Х	••	• X		SAVE WIPER SETTING: Write contents of RDAC(ADDR) to EEMEM(ADDR)				
3	0	0	1	1	<<	ADI	DR	>>	Х	•••	D:	9	D8	D7	••	• D	0	Write contents of Serial Register Data Byte 0 & 1 to EEMEM(ADDR)				
4	0	1	0	0	<<	ADI	OR	>>	Х	***	Х		Х	х	••	• X		DEC 6dB: Right Shift contents of RDAC(ADDR), LSB rolls over to MSB position				
5	0	1	0	1	Х	Х	Х	x	Х	•••	х	.21	X	Х	••	×X		DEC All 6dB: Right Shift contents of all RDAC Registers, LSB rolls over to MSB position				
6	0	1	1	0	<<	ADI	R			•••	Х		X	X	••	• X	1	Decrement contents of RDAC(ADDR) by One, does not roll over at zero-scale				
7	0	1	1	1	Х	Х	X	X	X	•••	Х		X	X	<i>j</i> 1	×X		Decrement contents of all RDAC Registers by One, does not rollover at zero-scale				
8	1	0	0	0	0	0	0	0 *	X	•••	X		X	X	••	×		RESET: Load all RDACs with their corresponding EEMEM previously-saved values				
9	1	0	0	1	* <	ADI	R	Ķ	X	••••	Х	- Appendix	X	X	••	X		Write contents of EEMEM(ADDR) to Serial Register Data Byte 0 & 1				
10	1	0	1	0	<<	ADI	R (> `	Х	•••	Х		X.	х	• • •	×		Write contents of RDAC(ADDR) to Serial Register Data Byte 0 & 1				
11	1	0	1	1	<<	ADD	R	>>	Х	•••	DS)	D8	D7	•••	D	0	Write contents of Serial Register Data Byte 0 &1 to RDAC(ADDR)				
12	1	1	0	0	<<	ADD	R	>>	Х	•••	Х		х	Х	•••	Х		INC 6dB: Left Shift contents of RDAC(ADDR), stops at all ones				
13	1	1	0	1	Х	Х	Х	Х	Х	•••	Х		Х	х	•••	Х		INC All 6dB: Left Shift contents of all RDAC Registers, stops at all ones				
14	1	1	1	0	<<	ADD	R:	>>		•••		-	Х	Х	•••	Х		Increment contents of RDAC(ADDR) by One, does not rollover at full-scale				
15	1	1	1	1	Х	Х	Х	Х	Х	•••	х	2	X	х	•••	Х		Increment contents of all RDAC Registers by One, does not rollover at full-scale				

NOTES:

- 1. The SDO output shifts-out the last 16-bits of data clocked into the serial register for daisy chain operation. Exception, following Instruction #9 or #10 the selected internal register data will be present in data byte 0 & 1. Instructions following #9 & #10 must be a full 24-bit data word to completely clock out the contents of the serial register.
- 2. The RDAC register is a volatile scratch pad register that is refreshed at power ON from the corresponding non-volatile EEMEM register.
- 3. The increment, decrement and shift commands ignore the contents of the shift register Data Byte 0.
- 4. Execution of the Operation column noted in the table takes place when the $\overline{\text{CS}}$ strobe returns to logic high.

REV PrC 8 21 DEC 99 Information contained in this Preliminary data sheet describes a product in the early definition stage. There is no guarantee that the information

Table 4. AD5232 Instruction/Operation Truth Table

Inst	Instruction Byte 1								ta B	yte	0					Operation				
No.		-			ъз.	••• 22	••• 14	B8 A0	B7	D6	D5	••• D4	D3	••• •••	••• n1	B0				
0	0	0	0	0	X	Х	X	Х	X	х	X	X	X	X	Х	X	NOP: Do nothing			
1	0	0	0	1		AD			X	Х	Х	Х	Х	Х	Х	Х	Write contents of EEMEM(ADDR) to RDAC(ADDR) Register			
2	0	0	1	0		ADI			Х	Х	Х	Х	Х	Х	Х	Х	SAVE WIPER SETTING: Write contents of RDAC(ADDR) to EEMEM(ADDR)			
3	0	0	1.	1		ADI			D7	D6	D5	D4	D3	D2	D1	D0	Write contents of Serial Register Data Byte 0 to EEMEM(ADDR)			
4	0	1	0	0	<<	ADI	DR	>>	х	Х	Х	Х	Х	X	232	X	DEC 6dB: Right Shift contents of RDAC(ADDR), LSB rolls over to MSB position			
5	0	1	0	1	х	Х	Х	Х	х	Х	Х	X	X	Alana.	Х	X	DEC All 6dB: Right Shift contents of all RDAC Registers, LSB rolls over to MSB position			
6	0	1	1	0	<<	ADI	DR	>>	X	X	X	Х	X	X	X ·	X	Decrement contents of RDAC(ADDR) by One, does not roll over at zero-scale			
7	0	1	1	1	Х	X	X	X	x	X	X	Х	Х	X	X	X	Decrement contents of all RDAC Registers by One, does not rollover at zero-scale			
8	1	0	0	0	0 ***	0	0	0.*	X	X	X	X		X	Х	Х	RESET: Load all RDACs with their corresponding EEMEM previously-saved values			
9	1	0	0	1	**	ADI	DR	>>	X	NO.	Х	X	X	Х	X	X	Write contents of EEMEM(ADDR) to Serial Register Data Byte 0			
10	1	0	1	0		ADI		4e.	х	X	X	x	Х	Х	х	х	Write contents of RDAC(ADDR) to Serial Register Data Byte 0			
11	1	0	1	1	<<	ADI	DR	>>	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of Serial Register Data Byte 0 to RDAC(ADDR)			
12	1	1	0	0	<<	ĀDI	DR	>>	Х	Х	Х	Х	Х	Х	х	х	INC 6dB: Left Shift contents of RDAC(ADDR), stops at all ones			
13	1	1	0	1	Х	Х	Х	Х	Х	х	Х	Х	Х	х	Х	Х	INC All 6dB: Left Shift contents of all RDAC Registers, stops at all ones			
14	1	1	1	0		ADI	DR	>>	Х	Х	Х	Х	Х	х	Х	X	increment contents of RDAC(ADDR) by One, does not rollover at full-scale			
15	1	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	х	Х	Х	Х	Increment contents of all RDAC Registers by One, does not rollover at full-scale			

NOTES:

- 1. The SDO output shifts-out the last 8-bits of data clocked into the serial register for daisy chain operation. Exception, following Instruction #9 or #10 the selected internal register data will be present in data byte 0. Instructions following #9 & #10 must be a full 16-bit data word to completely clock out the contents of the serial register.
- 2. The RDAC register is a volatile scratch pad register that is refreshed at power ON from the corresponding non-volatile EEMEM register.
- 3. The increment, decrement and shift commands ignore the contents of the shift register Data Byte 0.
- 4. Execution of the Operation column noted in the table takes place when the CS strobe returns to logic high.

REV PrC 9
21 DEC 99
Information contained in this Preliminary data sheet describes a product in the early definition stage. There is no quarantee that the information

Table 5. AD5233 Instruction/Operation Truth Table

Inst	st Instruction Byte 1								_		Byte						Operation
No.	B1.		• • •	•••	•••	•••	• • •	B8	B7	• •	•••	•••	•••	•••	•••	B0	
	C3	C2	C1	C0	A3	A2	A1	L AO	ס7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	0	Х	х	х	Х	х	х	Х	Х	х	х	Х	Х	NOP: Do nothing
1	0	0	0	1	<<	AD	DR	>>	Х	Х	Х	Х	Х	Х	Х	х	Write contents of EEMEM(ADDR) to RDAC(ADDR) Register
2	0	0	1	0	<<	ADI	DR	>>	Х	Х	Х	Х	Х	Х	Х	Х	SAVE WIPER SETTING: Write contents of RDAC(ADDR) to EEMEM(ADDR)
3	0	0	1	1		ADI			D7	D6	D5	D4	D3	D2	D1	D0	Write contents of Serial Register Data Byte 0 to EEMEM(ADDR)
4	0	1	0	0	<<	ADI	OR	>>	X	Х	Х	Х	Х	Х	Х	X	DEC 6dB: Right Shift contents of RDAC(ADDR), LSB rolls over to MSB position
5	0	1	0	1	Х	x	x	Х	X	Х	X	X	X		X.	÷	DEC All 6dB: Right Shift contents of all RDAC Registers, LSB rolls over to MSB position
6	0	1	1	0	<<	ADI	OR		Х	Х	X	Х	Х	illen.	X	Х	Decrement contents of RDAC(ADDR) by One, does not roll over at zero-scale
7	0	1	1	1	X	х	X	X	X	X	Х	Х	X	X	x	Х	Decrement contents of all RDAC Registers by One, does not rollover at zero-scale
8	1	0	0	0	0	0	0	0	X	X	X	X	e de la constante de la consta	X	X	Х	RESET: Load all RDACs with their corresponding EEMEM previously-saved values
9	1	0	0	1	<<	ADI	OR	>>	X	X	Х	Х	X	Х	X	Х	Write contents of EEMEM(ADDR) to Serial Register Data Byte 0
10	1	0	1	0	<<	ADI	R	> >	х	X	X	X	Х	Х	Х	Х	Write contents of RDAC(ADDR) to Serial Register Data Byte 0
11	1	0	1	1	<<	ADI	R	>>	D7	D6	D5	D4	D3	D2	D1	D0	Write contents of Serial Register Data Byte 0 to RDAC(ADDR)
12	1	1	0	0	<<	ADD	R	>>	х	Х	Х	Х	Х	Х	X	Х	INC 6dB: Left Shift contents of RDAC(ADDR), stops at all ones
13	1	1	0	1	Х	х	Х	х	Х	Х	х	Х	х	Х	Х	х	INC All 6dB: Left Shift contents of all RDAC Registers, stops at all ones
14	1	1	1	0		ADD		>>	Х	X	X	Х	Х	Х	Х	Х	Increment contents of RDAC(ADDR) by One, does not rollover at full-scale
15	1	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Increment contents of all RDAC Registers by One, does not rollover at full-scale

NOTES:

- 1. The SDO output shifts-out the last 8-bits of data clocked into the serial register for daisy chain operation. Exception, following Instruction #9 or #10 the selected internal register data will be present in data byte 0. Instructions following #9 & #10 must be a full 16-bit data word to completely clock out the contents of the serial register. The wiper only has 64 positions that correspond to the lower 6-bits of register data.
- 2. The RDAC register is a volatile scratch pad register that is refreshed at power ON from the corresponding non-volatile EEMEM register.
- 3. The increment, decrement and shift commands ignore the contents of the shift register Data Byte 0.
- 4. Execution of the Operation column noted in the table takes place when the $\overline{\text{CS}}$ strobe returns to logic high.

REV PrC 10 21 DEC 99
Information contained in this Preliminary data sheet describes a product in the early definition stage. There is no guarantee that the information

Latched Digital Outputs

A pair of digital outputs, O1 & O2, are available in the AD5231, and the AD5233 parts that provide a nonvolatile logic 0 or logic 1 setting. O1 & O2 are standard CMOS logic outputs shown in figure 2A. These outputs are ideal to replace functions often provided by DIP switches. In addition, they can be used to drive other standard CMOS logic controlled parts that need an occasional setting change.




Figure 2A. Logic Outputs 01 & 02.

Detail Potentiometer Operation

The actual structure of the RDAC is designed to emulate the performance of a mechanical potentiometer. The RDAC contains a string of connected resistor segments, with an array of analog switches that act as the wiper connection to several points along the resistor array. The number of points is the resolution of the device. For example, the AD5232 has 256 connection points allowing it to provide better than 0.5% setability resolution. Figure 3 provides an equivalent diagram of the connections between the three terminals that make up one channel of the RDAC. The SWA and SWB will always be ON

while one of the switches SW(0) to $SW(2^{N}-1)$ will be ON one at a time depending upon the resistance step decoded from the Data Bits. Note there are two 50 ohm wiper resistances, R_{W} . The resistance contributed by R_{W} must be accounted for in the output resistance. At terminals A-to-wiper, R_{W} is the sum of the resistances of SW_{A} and SW_{X} . Similarly, R_{W} is the sum of the resistances SW_{B} and SW_{X} at terminals B-to-Wiper.




Figure 3. Equivalent RDAC structure


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)

0.201 (5.10) 0.193 (4.90) 16 9 0.205 (0.15) 0.005 (0.15) 0.002 (0.05) 0.002 (0.05) 0.002 (0.05) 0.003 (0.05) 0.003 (0.05) 0.003 (0.05) 0.003 (0.05) 0.003 (0.05) 0.003 (0.000) 0.003 (0.000) 0.003 (0.000)

16-Lead TSSOP

24-Lead Thin Surface Mount TSSOP Package (RU-24)



REV PrC 11 21 DEC 99