

DIGITRON ELECTRONIC COR 42E D = 2842607 0000020 211 = DGET-35-25

1991 HIGHWAY 22 WEST BOUND BROOK, NEW JERSEY 08805





TTYLE?
PIN 1 SQUAFE
2 GATE
3 DRAIN
4 SUBSTRATE AND
CASE LEAD



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDS	25	Vdc
Drain-Gate Voltage	VDG	30	Vdc
Gate-Source Voltage*	VĠS	30	Vdc
Drain Current	l _D	30	mAdc
Total Device Dissipation @ T _A = 25°C Derate above 25°C	PD	300 1.7	mW mW/°C
Total Device Dissipation @ T _C = 25°C Derate above 25°C	; PD	800 4 58	mW mW/°C
Junction Temperature Range	Tj	175	°C
Storage Temperature Range	T _{sto}	-65 to +175	•c


^{*}Transient potentials of \pm 75 Volt will not cause gate-oxide failure.

	Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS		•		I	
Drain-Source Breakdown Volt (ID = 10 μA, VGS = 0)	age	V(BR)DSX	25	-	Vdc
Zero-Gate-Voltage Drain Curro (V _{DS} = 10 V, V _{GS} = 0) T T		loşs	_	10 10	nAdc μAdc
Gate Reverse Current (VGS = ±15 Vdc, VpS = 0)		IGSS	-	± 10	pAdc
ON CHARACTERISTICS					
Gate Threshold Voltage (V _{DS} = 10 V, I _D = 10 μA)		VGS(Th)	1.0	5	Vdc
Drain-Source On-Voltage (ID = 2.0 mA, VGS = 10 V	,	V _{DS(on)}	_	1.0	٧
On-State Drain Current (VGS = 10 V, VDS = 10 V)		(D(on)	3.0	-	mAdc
SMALL-SIGNAL CHARACTER	ISTICS		·	· L · · · · · · · · · · · · · · · ·	
Forward Transfer Admittance (Vps = 10 V, Ip = 2.0 mA		lyfsl	1000	1-	μπιhο
Input Capacitance (Vps = 10 V, Vgs = 0, f =	- 140 kHz)	C _{iss}	` -	5.0	pF
Reverse Transfer Capacitance (VDS = 0, VGS = 0, f = 10		Crss	_	13	pF
Drain-Substrate Capacitance (VD(SUB) = 10 V, f = 140	kHz)	,C ^{q(anp)}		, 5 .0	pF
Orain-Source Resistance IVGS = 10 V, ID = 0, I =	1.0 kHz)	^r ds(on	_	300	ohms
SWITCHING CHARACTERIST	ics				
Turn-On Delay (Fig. 5)		td1	_	45	ns
Rise Time (Fig. 6)	ID = 2.0 mAdc, VDS = 10 Vdc, VGS = 10 Vdc) (See Figure 9; Times Circuit Determined)	tr		65	ns
Turn-Off Delay (Fig. 7)		t _{d2}	_	60	ns
Fall Time (Fig. 8)		tf		100	ns

DIGITRON ELECTRONIC COR 42E D = 2842607 0000021 158 = DGE T- 35-25


1991 HIGHWAY 22 WEST BOUND BROOK, NEW JERSEY 08805

2N4351







٧,




1991 HIGHWAY 22 WEST BOUND BROOK, NEW JERSEY 08805

2N4351








1991 HIGHWAY 22 WEST **BOUND BROOK, NEW JERSEY 08805**

2N4351

FIGURE 9 - SWITCHING CIRCUIT and WAVEFORMS



The switching characteristics shown above were measured in a test circuit similar to Figure 10. At the beginning of the switching interval, the gate voltage is at ground and the gate source

capacitance (C_{gq} · C_{iss} — C_{rsq}) has no charge. The drain voltage is at V_{DD}, and thus the feedback capacitance (C_{rss}) is charged to V_{DD}. Similarly, the drain-substrate capacitance (Cd(sub)) is charged to V_{DD} since the substrate and source are connected to ground

connected to ground During the turn-on interval, C_{QS} is charged to V_{QS} (the input voltage) through R_S (generator impedance). C_{TSS} must be discharged to $V_{QS} = V_{D(On)}$ through R_S and the parallel combination of the load resistor (R_D) and the channel resistance (r_{dS}). In addition, $C_{d(SUD)}$ is discharged to a low value ($V_{D(On)}$) through R_D in parallel with r_{dS} . During turn-off this charge flow is reparallel.

Is reversed. Predicting turn-on time proves to be somewhat difficult since the channel resistance (r_{ds}) is a function of the gate-source voltage (VGS). As C_{gs} becomes charged, VGS is approaching V_{in} and r_{ds} decreases (see Figure 4) and since C_{rss} and $C_{d(sub)}$ are charged through r_{ds} , turn-on time is quite non-linear. If the charging time of C_{gs} is short compared to that of C_{rss} and $C_{d(sub)}$, then r_{ds} (which is in parallel with Rp) will be low compared to Rp during the switching interval and will largely determine the turn-on time. On the other hand, during turn-off red will be signed an open circuit requiring C_{rss} and $C_$

determine the turn-on time. On the other hears, coming the simost an open circuit requiring Cras and Cd(sub) to the will be simost an open circuit requiring the control time that is be charged through Rp and resulting in a turn-off time that is long compared to the turn-on time. This is especially noticeable for the curves where $R_S=0$ and C_{gs} is charged through the pulse generator impedance only.

The switching curves shown with RS = RD simulate the switching behavior of cascaded stages where the driving source impedance is normally the same as the load impedance. The set of curves with $R_S=0$ simulates a low source impedance drive such as might occur in complementary logic circuits.

FIGURE 10 --- SWITCHING CIRCUIT MOSFET EQUIVALENT MODEL

